А

B [2

G2A II 4

G2B

G1

Y7 **1**7

GND 8

СПз

5

6

D OR PW PACKAGE (TOP VIEW)

SCLS533A - AUGUST 2003 - REVISED SEPTEMBER 2008

16 V_{CC}

15 YO

14 🛛 Y1

13 Y2

12 Y3

11 🛛 Y4

10 Y5

9 Y6

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Targeted Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- 2-V to 6-V V_{CC} Operation
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 15 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception

description/ordering information

The SN74HC138 is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs at the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

ORDERING INFORMATION[†]

T _A	PACKA	GE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 10 40500	SOIC – D	Tape and reel	SN74HC138QDRQ1	HC138Q1
–40°C to 125°C	TSSOP – PW	Tape and reel	SN74HC138QPWRQ1	HC138Q1

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated

1

SCLS533A - AUGUST 2003 - REVISED SEPTEMBER 2008

					F	UNCTIO	N TABL	E					
		INP	JTS						0.117				
	ENABLE			SELECT	Ē	OUTPUTS							
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	х	н	Х	Х	х	н	Н	н	Н	Н	Н	Н	Н
L	х	х	Х	Х	х	н	Н	н	Н	Н	Н	Н	Н
н	L	L	L	L	L	L	Н	н	Н	Н	Н	Н	Н
Н	L	L	L	L	н	н	L	н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	н	н	Н	н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	н	Н	н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	н	Н	Н	Н	Н	Н	L	Н
Н	L	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L

logic diagram (positive logic)





SCLS533A - AUGUST 2003 - REVISED SEPTEMBER 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	73°C/W
PW package	108°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage		2	5	6	V	
		$V_{CC} = 2 V$	1.5				
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V	
	Low-level input voltage	$V_{CC} = 6 V$	4.2				
		V _{CC} = 2 V			0.5		
VIL	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V	
		$V_{CC} = 6 V$			1.8		
VI	Input voltage		0		V _{CC}	V	
Vo	Output voltage		0		V_{CC}	V	
		$V_{CC} = 2 V$			1000		
$\Delta t / \Delta v$	Input transition rise/fall time	$V_{CC} = 4.5 V$			500	ns	
		V _{CC} = 6 V			400		
T _A	Operating free-air temperature	·	-40		125	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS533A - AUGUST 2003 - REVISED SEPTEMBER 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEOT OG		Т	A = 25°C	;					
PARAMETER	TEST CO	ONDITIONS	v _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT	
			2 V	1.9	1.998		1.9			
		I _{OH} = –20 μA	4.5 V	4.4	4.499		4.4		v	
V _{OH}	$V_{I} = V_{IH}$ or V_{IL}		6 V	5.9	5.999		5.9			
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7			
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2			
	VI = VIH or VIL		2 V		0.002	0.1		0.1		
		l _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		
V _{OL}			6 V		0.001	0.1		0.1	V	
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		
I _I	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000	nA	
I _{CC}	$V_{I} = V_{CC} \text{ or } 0,$	l _O = 0	6 V			8		160	μA	
Ci			2 V to 6 V		3	10		10	pF	

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	v	T _A = 25°C			
PARAMETER	(INPUT)	(OUTPUT)	v _{cc}	MIN TY	P MAX	MIN MAX	UNIT
			2 V	6	7 180	270	
	A, B, or C	Any Y	4.5 V	1	3 36	54	
			6 V	1	5 31	46	ns
t _{pd}	Enable	Any Y	2 V	6	6 155	235	
			4.5 V	1	3 31	47	
			6 V	1	5 26	40	
		Any	2 V	3	3 75	110	
tt			4.5 V		3 15	22	ns
			6 V		6 13	19]

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	85	pF



SCLS533A - AUGUST 2003 - REVISED SEPTEMBER 2008



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HC138QDRG4Q1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC138Q1	Samples
SN74HC138QPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC138Q1	Samples
SN74HC138QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	HC138Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC138-Q1 :

Catalog: SN74HC138

Military: SN54HC138

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC138QDRG4Q1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC138QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC138QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC138QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

30-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC138QDRG4Q1	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC138QPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC138QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC138QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated