


QUAD EXCLUSIVE
"OR" GATES


MECL II MC1000/1200 series

MC1030
MC1230


Four gate arrays designed to provide four Exclusive OR functions. The output is high if and only if one input is high and all other inputs are low.



CIRCUIT SCHEMATIC



MC1030, MC1230 (continued)



ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	MC1230 Test Limits						MC1030 Test Limits								
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		Unit		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Power Supply Drain Current	I_E	7	-	-	-	33	-	-	mAdc	-	-	-	33	-	-	mAdc	
Input Current	I_{in}	1	-	-	-	150	-	-	μ Adc	-	-	-	150	-	-	μ Adc	
		3	-	-	-	100	-	-	μ Adc	-	-	-	100	-	-	μ Adc	
Input Leakage Current	I_R	3	-	-	-	0.4	-	2.0	μ Adc	-	-	-	0.4	-	2.0	μ Adc	
Logical "1" Output Voltage	$V_{OH} \ddagger$	2	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	
		2	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	
Logical "0" Output Voltage	V_{OL}	2	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	Vdc	
		2	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	Vdc	
Switching Times (Fan-Out = 3) Propagation Delay	t_{1-2-}	2	Typ	Max	Typ	Max	Typ	Max	ns	Typ	Max	Typ	Max	Typ	Max	ns	
			5.0	8.5	5.0	8.5	6.0	10	ns	5.0	8.5	5.0	8.5	6.0	9.0	ns	
			↓	8.0	↓	8.0	↓	9.0	ns	↓	8.0	↓	8.0	↓	8.0	ns	
			8.0	↓	8.0	↓	9.0	ns	8.0	↓	8.0	↓	8.0	↓	8.0	ns	
			6.0	9.0	6.0	9.0	10	10	6.0	9.0	6.0	9.0	6.0	9.5	6.0	9.5	
			5.0	8.5	5.0	8.5	10	10	5.0	8.5	5.0	8.5	5.0	8.0	6.0	9.0	
			8.0	↓	8.0	↓	9.0	9.0	8.0	↓	8.0	↓	8.0	↓	8.0	↓	8.5
			8.0	↓	8.0	↓	9.0	9.0	8.0	↓	8.0	↓	8.0	↓	8.0	↓	8.5
			6.0	9.0	6.0	9.0	10	10	6.0	9.0	6.0	9.0	6.0	9.0	6.0	9.5	
			5.0	8.5	5.0	8.5	9.5	9.5	5.0	8.5	5.0	8.5	5.0	8.5	6.0	9.0	
Rise Time	t_{2+}	2	Typ	Max	Typ	Max	Typ	Max	ns	Typ	Max	Typ	Max	Typ	Max	ns	
			5.0	8.5	5.0	8.5	9.5	9.5	5.0	8.5	5.0	8.5	6.0	9.0	6.0	9.5	
Fall Time	t_{2-}	2	Typ	Max	Typ	Max	Typ	Max	ns	Typ	Max	Typ	Max	Typ	Max	ns	
			8.0	↓	8.0	↓	9.0	9.0	8.0	↓	8.0	↓	8.0	↓	8.0	↓	8.5
			5.0	8.5	5.0	8.5	10	10	5.0	8.5	5.0	8.5	6.0	9.0	6.0	9.5	
			6.0	9.0	6.0	9.0	↓	↓	6.0	9.0	6.0	9.0	↓	↓	6.0	9.5	

V_{OH} limits apply from no load (0 mA) to full load (-2.5 mA).

* V_{IL} or V_{IH} value as given plus -1.2 V


SWITCHING TIME TEST CIRCUIT @ 25°C



* Load Corresponds To Fan-Out = 3
Input pulse t_r and $t_f = 5.0 \pm 0.5$ ns

@Test Temperature		TEST VOLTAGE/CURRENT VALUES				
		$V_{dc} \pm 1.0\%$				$mAdc$
		V_{IL}	V_{IH}	$V_{IH\ max}$	V_{EE}	I_L
MC1230	-55°C	-1.580	-0.990	-	-5.2	-2.5
	+25°C	-1.500	-0.850	-0.700	-5.2	-2.5
	+125°C	-1.380	-0.700	-	-5.2	-2.5
MC1030	0°C	-1.525	-0.895	-	-5.2	-2.5
	+25°C	-1.500	-0.850	-0.700	-5.2	-2.5
	+75°C	-1.435	-0.775	-	-5.2	-2.5

Characteristic	Symbol	Pin Under Test	TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:					V_{CC} (Gnd)
			V_{IL}	V_{IH}	$V_{IH\ max}$	V_{EE}	I_L	
Power Supply Drain Current	I_E	7	-	-	-	1, 3, 4, 6, 7, 8, 10, 11, 13	-	14
Input Current	I_{in}	1 3	-	-	1 3	3, 7 1, 7	-	14 14
Input Leakage Current	I_R	1 3	-	-	-	1, 3, 7 1, 3, 7	-	14 14
Logical "1" Output Voltage	$V_{OH} \dagger$	2 2	1 3	3 1	-	7 7	2 2	14 14
Logical "0" Output Voltage	V_{OL}	2 2	1, 3 -	- 1, 3	-	7 7	-	14 14
Switching Times (Fan-Out = 3)			V_{IL}	V_{IH}	Pulse In	$V_{EE} = -4.0\ Vdc$	Pulse Out	+1.2 Vdc
Propagation Delay	t_{1+2-} t_{1-2+} t_{1+2+} t_{1-2-} t_{3+2-} t_{3-2+} t_{3+2+} t_{3-2-}	2 ↓	- 3 3 3 -	3 -	1 ↓ 3 ↓	7 ↓	2 ↓	14 ↓
Rise Time	t_{2+}	↓	-	3	1	↓	↓	↓
Fall Time	t_{2-}	↓	1	-	3	↓	↓	↓




SWITCHING TIME WAVEFORMS

APPLICATIONS INFORMATION

SAMPLE TRUTH TABLE

Pin No.	Inputs		Output
	1	3	2
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	0

The Exclusive OR may be symbolized as:



The MC1030/MC1230 quad Exclusive OR gate is a high-speed device employing the series gating technique. The quad Exclusive OR (⊕) is useful in many applications such as data comparison, parity generation and checking, frequency mixing, decision circuitry, and code conversion circuitry. The output of each Exclusive OR is high if the two inputs are at different logic levels, while it is low if the inputs are at the same level.

Figure 1 illustrates the comparison of two 8-bit words. The OR output goes high if any Source "A" bit is not the same as the corresponding Source "B" bit. The comparison of two 16-bit words is possible by using two more MC1030/MC1230's, the other half of the

MC1004/MC1204, and ORing the two OR outputs together. Note that the MC1030/MC1230 gates are paired together (in Wired-OR configuration) to save extra inputs on the MC1004/MC1204. Typical propagation delay time from inputs to the output of the MC1004/MC1204 is 10 ns.

Figure 2 illustrates checking the bits of a word for odd parity; if the sum of the inputs is odd, the output will be high. (It is also possible to mix MC1030/MC1230 quad Exclusive OR gates and MC1031/MC1231 quad Exclusive NOR gates to obtain the same function.)

FIGURE 1 - DATA COMPARATOR




FIGURE 2 - 25 ns 16-BIT PARITY CHECKER (Odd Parity)

