### CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335A – DECEMBER 1992 – REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V<sub>CC</sub> and GND Pins Reduce Switching Noise
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 32-mA I<sub>OL</sub>)
- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Packaged In Plastic Small-Outline Package

### description

The CDC392 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control  $(\overline{T}/C)$  inputs, various combinations of true and complementary outputs can be obtained. The output-enable ( $\overline{OE}$ ) input is provided to disable the outputs to a high-impedance state.

The CDC392 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

FUNCTION TABLE							
	INPUTS	OUTPUT					
OE	T/C	Α	Y				
Н	Х	Х	Z				
L	L	L	L				
L	L	Н	н				
L	Н	L	н				
L	Н	Н	L				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1995, Texas Instruments Incorporated

D PACKAGE (TOP VIEW)							
GND [ 1Y2 [ 1Y3 [ GND [ 2Y1 [ 2Y2 [ GND [ 3Y1 [	1 2 3 4 5 6 7 8	σ	16 15 14 13 12 11 10 9	] 1Y1 ] 1T/C ] V <sub>CC</sub> ] 2T/C ] A ] V <sub>C</sub> C ] 3T/C ] OE			

## CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS


SCAS335A - DECEMBER 1992 - REVISED NOVEMBER 1995

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





### **CDC392 1-LINE TO 6-LINE CLOCK DRIVER** WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335A - DECEMBER 1992 - REVISED NOVEMBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

upply voltage range, V <sub>CC</sub> $-0.5 \text{ V}$ to 7 Vupput voltage range, V <sub>I</sub> (see Note 1) $-0.5 \text{ V}$ to 7 Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> $-0.5 \text{ V}$ to V <sub>CC</sub> + 0.5 Vcurrent into any output in the low state, I <sub>O</sub> $64 \text{ mA}$ upput clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) $-18 \text{ mA}$ upput clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0) $-50 \text{ mA}$ laximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2) $0.77 \text{ W}$	
torogo tomporature range T $65^{\circ}$ C to $150^{\circ}$ C	

Storage temperature range, T<sub>stg</sub> ..... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 300 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

### recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		VCC	V
ЮН	High-level output current			-32	mA
IOL	Low-level output current			32	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			5	ns/V
fclock	Input clock frequency			90	MHz
ТА	Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



## CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SCAS335A – DECEMBER 1992 – REVISED NOVEMBER 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			P <sup>†</sup> MAX	UNIT
VIK	V <sub>CC</sub> = 4.75 V,	lj = -18 mA	II = -18 mA		-1.2	V
VOH	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 32 mA	I <sub>OH</sub> = - 32 mA			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 32 mA			0.55	V
lj	V <sub>CC</sub> = 5.25 V,	$V_{I} = V_{CC}$ or GND			±1	μA
I <sub>OZ</sub>	V <sub>CC</sub> = 5.25 V,	$V_{O} = V_{CC} \text{ or } GND$			±50	μA
			Outputs high		10	
ICC	$V_{CC} = 5.25 V,$ $V_{I} = V_{CC} \text{ or GND}$	I <sub>O</sub> = 0,	Outputs low		40	mA
			Outputs disabled		10	
Ci	V <sub>I</sub> = 2.5 V or 0.5 V				3	pF
Co	$V_{O} = V_{CC}$ or GND				7	pF

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ 

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP MAX	UNIT
<sup>t</sup> PLH	A	A Any Y 2	6.5	6.5 ns	
<sup>t</sup> PHL	A		1.5	5	115
<sup>t</sup> PLH	T/C	Any Y	1.5	5	
<sup>t</sup> PHL	1/C	Ally f	1.5	5	ns
<sup>t</sup> PZH	25	Anvill	1.5	6	ns
<sup>t</sup> PZL	ŌĒ	Any Y	3	8	
<sup>t</sup> PHZ		Any Y	1.5	5	ns
<sup>t</sup> PLZ	ŌĒ	Any f	1.5	5	115
	٥	Any Y (same phase)		0.6	
<sup>t</sup> sk(o)	A	Any Y (any phase)		2.2	ns
tr				1.4	ns
t <sub>f</sub>				0.83	ns



### CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335A – DECEMBER 1992 – REVISED NOVEMBER 1995

 $2 \times V_{CC}$ 0 TEST **S**1 **S1** O Open **500** Ω Open tPLH/tPHL From Output  $\wedge \wedge \wedge$ tPLZ/tPZL  $2 \times V_{CC}$ GND **Under Test** С tPHZ/tPZH Open  $C_L = 50 \text{ pF}$ **500** Ω (see Note A) 3 V Output LOAD CIRCUIT FOR OUTPUTS Control 1.5 V 1.5 V (low-level enabling) 0 V <sup>t</sup>PZL t<sub>PLZ</sub> 3 V Input 1.5 V 1.5 V ≈ VCC Output 0 V 50% V<sub>CC</sub> Waveform 1 V<sub>OL</sub> + 0.3 V <sup>t</sup>PLH S1 at  $2 \times V_{CC}$ VOL <sup>t</sup>PHL (see Note C) tphz 🕩 <u>70% ⊽</u>сс ¥<sup>30% ∨</sup>сс 70% V<sub>CC</sub> tpzh 🔶 Output Output 50% V<sub>CC</sub> 30% V<sub>CC</sub> CL VOL VOH - 0.3 V VOH Waveform 2 50% V<sub>CC</sub> S1 at Open (see Note C)  $\approx 0 V$ tr tf **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** 

### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
  C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



## CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SCAS335A – DECEMBER 1992 – REVISED NOVEMBER 1995



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output skew, t<sub>Sk(0)</sub>, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from A↑ to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
- The difference between the fastest and slowest of t<sub>PHL</sub> from A $\downarrow$  to any Y (e.g., t<sub>PHLn</sub>, n = 1 to 4; or t<sub>PHLn</sub>, n = 5 to 6)

- The difference between the fastest and slowest of tpLH from A $\downarrow$  to any Y (e.g., tpLHn, n = 7 to 8)

- The difference between the fastest and slowest of tpHL from A↑ to any Y (e.g., tpHLn, n = 7 to 8)

B. Output skew, t<sub>sk(0)</sub>, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (T/C) are at the same or different logic levels. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from A<sup>↑</sup> to any Y or tpHL from A<sup>↑</sup> to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8)
- The difference between the fastest and slowest of tpHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8)

Figure 2. Waveforms for Calculation of tsk(o)



### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CDC392D	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
CDC392DR	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated