Features

- Low Current Consumption: $I_{DD} < 100 \ \mu A$
- RC Oscillator
- Internal Reset During Power-up and Supply Voltage Drops (POR)
- "Short" Trigger Window for Active Mode,
- "Long" Trigger Window for Sleep Mode
- Cyclical Wake-up of the Microcontroller in Sleep Mode
- Trigger Input
- Single Wake-up Input
- Reset Output
- Enable Output

Description

The digital window watchdog timer, U5021M, is a CMOS integrated circuit. In applications where safety is critical, it is especially important to monitor the microcontroller. Normal microcontroller operation is indicated by a cyclically transmitted trigger signal, which is received by a window watchdog timer within a defined time window.

A missing or a wrong trigger signal causes the watchdog timer to reset the microcontroller. The IC is tailored for microcontrollers which can work in both full-power and sleep mode. With an additional voltage monitoring (power-on reset and supply voltage drop reset), the U5021M offers a complete monitoring solution for microsystems in automotive and industrial applications.



Digital Window Watchdog Timer

U5021M

Rev. 4756C-AUTO-09/04





Figure 1. Block Diagram with External Ciruit



Pin Configuration

Figure 2. Pinning SO8



Pin Description

Pin	Symbol	Function
1	WAKE-UP	Wake-up input (pull-down resistor) There is one digitally debounced wake-up input. During the long watchdog window, each signal slope at the input initiates a reset pulse at pin 5.
2	TRIG	Trigger input (pull-up resistor) It is connected to the microprocessor's trigger signal.
3	MODE	Mode input (pull-up resistor) The processor's mode signal initiates the switchover between the long and the short watchdog time.
4	ENA	Enable output (push-pull) It is used for the control of peripheral components. It is activated after the processor triggers three times correctly.
5	RESET	Reset output (open drain) Resets the processor in the case of a trigger error or if a wake-up pulse occurs during the long watchdog period.
6	VDD	Supply voltage
7	GND	Ground, reference voltage
8	OSC	RC oscillator

Functional Description

Supply Voltage, Pin 6The U5021M requires a stabilized supply voltage $V_{DD} = 5 \text{ V} \pm 5\%$ to comply with its electrical characteristics.
An external buffer capacitor of C = 10 nF may be connected between pin 6 and GND.RC Oscillator, Pin 8The clock frequency, f, can be adjusted by the components R₁ and C₁ according to the formula:f = $\frac{1}{t}$

where t = $1.35 + 1.57 R_1 (C_1 + 0.01) R_1$ in k Ω , C₁ in nF and t in μ s

The clock frequency determines all time periods of the logic part as shown in the table "Electrical Characteristics" under the subheading "Timing" on page 9. With an appropriate component selection, the clock frequency, f, is nearly independent of the supply voltage as shown in Figure 3 on page 4.

Frequency tolerance $\Delta f_{max} = 10\%$ with $R_1 \pm 1\%$, $C_1 = \pm 5\%$





Figure 3. Period t versus R_1 , at $C_1 = 500 \text{ pF}$



Figure 4. Power-on Reset and Switch-over Mode



Supply Voltage Monitoring, Pin 5

During ramp-up of the supply voltage and in the case of supply-voltage drops the integrated power-on reset (POR) circuitry sets the internal logic to a defined basic status and generates a reset pulse at the reset output, pin 5. A hysteresis in the POR threshold prevents the circuit from oscillating. During ramp-up of the supply voltage, the reset output stays active for a specified period of time (t_0) in order to bring the microcontroller into its defined reset status (see Figure 4). Pin 5 has an open-drain output.

Switch-over Mode Time, Pin 3 The switch-over mode time enables the synchronous operation of microcontroller and watchdog. When the power-on reset time has elapsed, the watchdog has to be switched to monitoring mode by the microcontroller by a "low" signal transmitted to the mode pin (pin 3) within the time-out period, t₁. If the low signal does not occur within t₁ (see Figure 4), the watchdog generates a reset pulse, t₆, and t₁ starts again. Microcontroller and watchdog are synchronized with the switch-over mode time, t₁, each time a reset pulse is generated.

4

Microcontroller in Active Mode

Monitoring with the "Short" Trigger Window After the switch-over mode the watchdog operates in short watchdog mode and expects a trigger pulse from the microcontroller within the defined time window, t_3 , (enable time). The watchdog generates a reset pulse which resets the microcontroller if

- the trigger pulse duration is too long
- the trigger pulse is within the disable time, t₂
- there is no trigger pulse

Figure 5 shows the pulse diagram with a missing trigger pulse.





Figure 6 on page 6 shows a correct trigger sequence. The positive edge of the trigger signal starts a new monitoring cycle with the disable time, t_2 . To ensure correct operation of the microcontroller, the watchdog needs to be triggered three times correctly before it sets its enable output. This feature is used to activate or deactivate safety-critical components which have to be switched to a certain condition (emergency status) in the case of a microcontroller malfunction. As soon as there is an incorrect trigger sequence, the enable signal is reset and it takes a sequence of three correct triggers before enable is active.

Microcontroller in Sleep Mode

Monitoring with the "Long" Trigger Window The long watchdog mode allows cyclical wake-up of the microcontroller during sleep mode. As in short watchdog mode, there is a disable time, t_4 , and an enable time, t_5 , in which a trigger signal is accepted. The watchdog can be switched from the short trigger window to the long trigger window with a "high" potential at the mode pin (pin 3). In contrast to the short watchdog mode, the time periods are now much longer and the enable output remains inactive so that other components can be switched off to effect a further decrease in current consumption. As soon as a wake-up signal at the wake-up input (pins 1) is detected, the long watchdog mode ends, a reset pulse wakes-up the sleeping microcontroller and the normal monitoring cycle starts with the mode switch-over time.







Figure 6. Pulse Diagram of a Correct Trigger Sequence During the Short Watchdog Time

Figure 7 shows the switch-over from the short to the long watchdog mode. The wake-up signal during the enable time, t_5 , activates a reset pulse, t_6 .

The watchdog can be switched back from the long to the short watchdog mode with a low potential at the mode pin (pin 3).





6

U5021M

State Diagram

The kernel of the watchdog is a finite state machine. Figure 8 shows the state diagram with all possible states and transmissions. Many transmissions are controlled by an internal timer. The numbers for the time-outs are the same as on the pulse diagrams.





"mode" and "trg" are the debounced input signals from the pins MODE and TRG

trg_ok = 1 after the rising edge of the trg signal

trg_err = 1 when the trg signal low period is too long

wedge = 1 after detecting the debounced changing of a signal level from the WUP pin every state change restarts the internal timer





Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Value	Unit
Supply voltage	V _{DD}	6.5	V
Output current	I _{OUT}	±2	mA
Input voltage	V _{IN}	-0.4 V to V _{DD} +0.4 V	V
Ambient temperature range	T _{amb}	-40 to +125	°C
Storage temperature range	T _{stg}	-55 to +150	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient	R _{thJA}	180	K/W

Electrical Characteristics

 V_{DD} = 5 V; T_{amb} = -40°C to +85°C; reference point is pin 7, unless otherwise specified

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Supply voltage		6	V _{DD}	4.5		5.5	V
Current consumption	$R_1 = 66 \text{ k}\Omega$	6	I _{DD}			60	μA
Power-on reset	Release reset state with rising voltage	6	V _{POR1}	3.9		4.5	V
	Get reset state with falling voltage	6	V _{POR2}	3.8		4.4	V
Power-on reset hysteresis			V _{POR_hys}	40		200	mV
Reset level for low V_{DD}	$V_{DD} = 1 V \text{ to } V_{POR1}$ $I_{RST} = -300 \ \mu\text{A}$		V _{RST}			0.1	V _{DD}
Inputs 1, 2, 3							
Logical "high"			V _{IH}	3.4			V
Logical "low"			V _{IL}			1.6	V
Hysteresis			V _{IN_hys}	0.6		1.4	V
Input voltage range			V _{IN}	-0.3		V _{DD} + 0.3	V
Input current		2, 3	I _{IN1}	5		20	μA
Input current		1	I _{IN2}	-20		-5	μA
Outputs							
Maximum output current		4, 5	Ι _{ουτ}	-2		2	mA
Logical output "low"	I _{OUT} = -1 mA	4, 5	V _{OL}			0.2	V
Logical output "high"	I _{OUT} = -1 mA	4	V _{OH}	V _{DD} - 0.2			V
Leakage current	$V_{OUT} = 5 V$	5	I _{leak}			2	μA

Electrical Characteristics (Continued)

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Timing							
Frequency deviation ⁽¹⁾	$R_1 = 66 kΩ, C_1 = 470 pF,$ V _{DD} = 4.5 V to 5.5 V		Δf			5	%
Debounce time		2, 3		3		4	Cycle
Debounce time		1		96		128	Cycle
Maximum trigger pulse length			t _{trgmax}		45		Cycle
Power-up reset time			t _o		201		Cycle
Switch over mode time			t ₁		1,112		Cycle
Disable time	Short watchdog window		t ₂		130		Cycle
Enable time	Short watchdog window		t ₃		124		Cycle
Disable time	Long watchdog window		t ₄		71,970		Cycle
Enable time	Long watchdog window		t ₅		30,002		Cycle
Reset-out time			t ₆		40		Cycle

 $V_{DD} = 5 \text{ V}$; $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; reference point is pin 7, unless otherwise specified

Note: 1. Frequency deviation also depends on the tolerances of the external components

Ordering Information

Extended Type Number	Package	Remarks
U5021M-NFP	SO8	_

Package Information







Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

1. Electrical Characteristics Table, page 8, row "Reset capability" added

Changes from Rev. 4756A-AUTO-11/03 to Rev. 4756B-AUTO-07/04

Changes from Rev. 4756B-AUTO-07/04 to Rev. 4756C-AUTO-09/04 1. Electrical Characteristics Table, page 8, row "Reset capability" changed in "Reset level for low V_{DD} "



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved.

Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries.

Other terms and product names may be the trademarks of others.

