

www.ti.com

# FAMILY OF LOW-POWER WIDE BANDWIDTH SINGLE SUPPLY OPERATIONAL AMPLIFIERS WITH SHUTDOWN


#### **FEATURES**

- CMOS Rail-To-Rail Output
- V<sub>ICR</sub> Includes Positive Rail
- Wide Bandwidth . . . 11 MHz
- Slew Rate . . . 10 V/µs
- Supply Current . . . 800 μA/Channel
- Input Noise Voltage . . . 27 nV/√Hz
- Ultralow Power-Down Mode:
   I<sub>DD(SHDN</sub>) = 4 μA/Channel
- Supply Voltage Range . . . 2.7 V to 5.5 V
- Specified Temperature Range: -40°C to 125°C . . . Industrial Grade
- Ultrasmall Packaging:
   5 or 6 Pin SOT-23 (TLV2620/1)
   8 or 10 Pin MSOP (TLV2622/3)
- Universal Opamp EVM (See SLOU060 for More Information)

### **Operational Amplifier**



#### **DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE**



#### DESCRIPTION

The TLV262x single supply operational amplifiers provide rail-to-rail output with an input range that includes the positive rail. The TLV262x takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range (-40°C to 125°C) while adding the rail-to-rail output swing feature. The TLV262x also provides 11-MHz bandwidth from only 800 µA of supply current. The maximum recommended supply voltage is 5.5 V, which, when coupled with a 2.7-V minimum, allows the devices to be operated from lithium ion cells. The combination of wide bandwidth, low noise, and low distortion makes it ideal for high speed and high resolution data converter applications. The positive input range allows it to directly interface to positive rail referred systems. All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

The 2.7-V operation makes it compatible with Li-lon powered systems and the operating supply voltage range of many micro-power micro-controllers available today including Tl's MSP430.

### **AMPLIFIER SELECTION TABLE**

DEVICE	V <sub>DD</sub> [V]	I <sub>DD</sub> /ch [μΑ]	V <sub>ιο</sub> [μV]	I <sub>IB</sub> [pA]	V <sub>ICR</sub> [V]	GBW [MHz]	SLEW RATE [V/µs]	V <sub>n,</sub> 1 kHz [nV/√Hz]	I <sub>O</sub> [mA]	SHUT- DOWN
TLV262x	2.7-5.5	750	250	1	1 V to V <sub>DD</sub> + 0.2	11	10	27	28	Υ
TLV263x	2.7-5.5	750	250	1	GND to V <sub>DD</sub> - 0.8	10	9	27	28	Υ
TLV278x	1.8-3.6	650	250	2.5	-0.2 to V <sub>DD</sub> + 0.2	8	5	9	10	Υ
TLC07x	4.5 - 16	1900	60	1.5	0.5 to V <sub>DD</sub> - 0.8	10	19	7	55	Υ
TLC08x	4.5 - 16	1900	60	3	GND to V <sub>DD</sub> - 1	10	19	8.5	55	Υ



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### TLV2620 AND TLV2621 AVAILABLE OPTIONS(1)

		PACKAGED DEVICES							
T <sub>A</sub>	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE	SOT-23	DI ACTIC DID (D)					
	20 0	(D) <sup>(2)</sup>	(DBV) <sup>(3)</sup>	SYMBOL	PLASTIC DIP (P)				
-40°C to 125°C	3500 μV	TLV2620ID TLV2621ID	TLV2620IDBV TLV2621IDBV	VBAI VBBI	TLV2620IP TLV2621IP				

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2620IDR).
- (3) The SOT23 package devices are only available taped and reeled. The R Suffix denotes quantities (3,000 pieces per reel). For smaller quantities (250 pieces per mini-reel), add a T suffix to the part number (e.g. TLV2620IDBVT).

### TLV2622 AND TLV2623 AVAILABLE OPTIONS(1)

				PACK	AGED DEVICES			
T <sub>A</sub>	V <sub>IO</sub> max AT	SMALL		PLASTIC	PLASTIC			
	25°C	OUTLINE <sup>(2)</sup> (D)	(DGK) <sup>(2)</sup>	SYMBOL	(DGS) <sup>(2)</sup>	SYMBOL	DIP (N)	DIP (P)
-40°C to 125°C	3500 µV	TLV2622ID TLV2623ID	TLV2622IDGK —	xxTIAKM —	— TLV2623IDGS	 xxTIALC	 TLV2623IN	TLV2622IP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2622IDR).

### TLV2624 AND TLV2625 AVAILABLE OPTIONS(1)


	V may	PACKAGED DEVICES						
T <sub>A</sub>	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D) <sup>(2)</sup>	PLASTIC DIP (N)	TSSOP (PW)				
-40°C to 125°C	3500 μV	TLV2624ID TLV2625ID	TLV2624IN TLV2625IN	TLV2624IPW TLV2625IPW				

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2624IDR).

3/4SHDN Pin (9) controls amplifiers 3 and 4.




#### TLV262X PACKAGE PINOUTS(1)



(1) SOT-23 may or may not be indicated.

#### **TYPICAL PIN 1 INDICATORS**



#### NOTE:

If there is not a Pin 1 indicator, turn device to enable reading the symbol from left to right. Pin 1 is at the lower left corner of the device.



### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

$V_{DD}$	Supply voltage (2)	6 V
$V_{ID}$	Differential input voltage	$\pm V_{DD}$
VI	Input voltage range (2)	+1 to V <sub>DD</sub> + 0.2 V
I <sub>I</sub>	Input current (any input)	± 10 mA
Io	Output current	±40 mA
	Continuous total power dissipation	See Dissipation Rating Table
$T_A$	Operating free-air temperature range: I-suffix	-40°C to 125°C
TJ	Maximum junction temperature	150°C
T <sub>stg</sub>	Storage temperature range	-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	(°C/W)	θ <sub>JA</sub> (°C/W)	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
D (16)	25.7	114.7	1090 mW	218 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DBV (6)	55	294.3	425 mW	85 mW
DGK (8)	54.2	259.9	481 mW	96.1 mW
DGS (10)	54.1	259.7	485 mW	97 mW
N (14, 16)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW
PW (16)	28.7	161.4	774 mW	154.9 mW

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
\/	Cumply voltage	Single supply	2.7	5.5	V
$V_{DD}$	Supply voltage	Split supply	±1.35	±2.75	V
$V_{ICR}$	Common-mode input voltage range		1	V <sub>DD</sub> +0.2	V
$T_A$	Operating free-air temperature	I-suffix	-40	125	°C
	Chutdown on/off voltage level(1)	V <sub>IL</sub>		0.4	\/
	Shutdown on/off voltage level <sup>(1)</sup>	V <sub>IH</sub>	2		V

(1) Relative to GND.

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to GND.



### **ELECTRICAL CHARACTERISTICS**

at specified free-air temperature,  $V_{\rm DD}$  = 2.7 V, 5 V (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
DC PER	FORMANCE						,		
\ <u>'</u>	Input offset voltage			25°C		250	3500	\/	
$V_{IO}$	Input offset voltage	$V_{IC} = V_{DD}/2$ , $V_O = V_{DD}$	/2,	Full range			4500	μV	
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$R_S = 50 \Omega$		25°C		3		μV/°C	
				25°C	77	98			
		$V_{IC} = 1$ to $V_{DD}$ ,	$V_{DD} = 2.7 \text{ V}$	Full range	63				
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$	., _,,	25°C	78	99		dB	
			$V_{DD} = 5 V$	Full range	75				
		$V_{DD} = 2.7 \text{ V}, R_L = 2 \text{ kg}$	Ω.	25°C	90	100			
^	Large-signal differential voltage	$V_{O(PP)} = 1.7 V$	,	Full range	82			٠ID	
$A_{VD}$	amplification	$V_{DD} = 5 \text{ V}, R_L = 2 \text{ k}\Omega,$		25°C	95	100		dB	
		$V_{O(PP)} = 4 V$		Full range	90				
NPUT C	CHARACTERISTICS			,					
	loguet offeet europet			25°C		2	50		
10	Input offset current	$V_{IC} = V_{DD}/2, V_O = V_{DD}$	/2,	Full Range			100	nΔ	
1	longst bigg gurrent	$R_S = 50\Omega$		25°C		2	50	pА	
I <sub>IB</sub>	Input bias current			Full Range			200		
r <sub>i(d)</sub>	Differential input resistance		25°C		100		GΩ		
C <sub>i(c)</sub>	Common-mode input capacitance	f = 1 kHz	25°C		8		pF		
OUTPUT	T CHARACTERISTICS	ı					ļ.		
			V 0.7.V	25°C	2.6	2.67			
		$V_{IC} = V_{DD}/2,$	$V_{DD} = 2.7 \text{ V}$	Full range	2.55				
	High lovel output voltage	$I_{OH} = -1 \text{ mA}$	V 5 V	25°C	4.95	4.98			
. /			$V_{DD} = 5 V$	Full range	4.9			V	
V <sub>OH</sub>	High-level output voltage		V <sub>DD</sub> = 2.7 V	25°C	2.3	2.43			
		$V_{IC} = V_{DD}/2$ ,	v <sub>DD</sub> = 2.7 v	Full range	2.2				
		$I_{OH} = -10 \text{ mA}$	V <sub>DD</sub> = 5 V	25°C	4.7	4.8			
			v <sub>DD</sub> = 5 v	Full range	4.6				
			V - 27V	25°C		0.03	0.1		
		$V_{IC} = V_{DD}/2,$	$V_{DD} = 2.7 \text{ V}$	Full range			0.15		
		I <sub>OL</sub> = 1 mA	V <b>- 5</b> V	25°C		0.025	0.05		
./	Low-level output voltage		$V_{DD} = 5 V$	Full range			0.1	V	
V <sub>OL</sub>	Low-level output voltage		V <sub>DD</sub> = 2.7 V	25°C		0.26	0.4	V	
		$V_{IC} = V_{DD}/2,$	v <sub>DD</sub> = 2.7 v	Full range			0.45		
		$I_{OL} = 10 \text{ mA}$	V <sub>DD</sub> = 5 V	25°C		0.2	0.25		
			v <sub>DD</sub> = 5 v	Full range			0.35		
		V <sub>DD</sub> = 2.7 V,	Sourcing			14			
	Output ourrent	$V_0 = 0.5 \text{ V from rail}$	Sinking	25°C		19		A	
0	Output current	$V_{DD} = 5 V$ ,	Sourcing	25 C		28		mA	
		$V_0 = 0.5 \text{ V from rail}$	Sinking			28			
		Coursing	V <sub>DD</sub> = 2.7 V			50		mΛ	
ı	Chart aircuit autaut aurant	Sourcing	$V_{DD} = 5 V$	2500		95			
los	Short-circuit output current	Sinking $V_{DD} = 2.7 \text{ V}$ $V_{DD} = 5 \text{ V}$		25°C		50		mA	
						95			

<sup>(1)</sup> Full range is -40°C to 125°C for the I-suffix.



### **ELECTRICAL CHARACTERISTICS (continued)**

at specified free-air temperature,  $V_{DD}$  = 2.7 V, 5 V (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
POWER S	SUPPLY			,					
	Oursels suggest (see also see l)	V V (0	OUDN V	25°C		800	1000	A	
I <sub>DD</sub>	Supply current (per channel)	$V_O = V_{DD}/2,$	$\overline{SHDN} = V_{DD}$	Full range			1300	μΑ	
		$V_{DD} = 2.7 \text{ V to } 3.3 \text{ V},$		25°C	80	98			
DCDD	Supply voltage rejection ratio	$V_{IC} = V_{DD}/2$	No lood	Full range	75			-10	
PSRR	$(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 2.7 \text{ V to 5 V},$	No load	25°C	75	90		dB	
		$V_{IC} = V_{DD}/2$		Full range	70				
DYNAMIC	PERFORMANCE								
UGBW	Unity gain bandwidth	$R_L = 2 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$		25°C		11		MHz	
			$V_{DD} = 2.7 \text{ V},$	25°C	3.5	4.5			
CD.	Desitive alow rate at unity gain	D 240 C 50 pF	$V_{O(PP)} = 1.7 \text{ V}$	Full range	2.7			V/µs	
SR+	Positive slew rate at unity gain	$R_L = 2 \text{ k}\Omega, C_L = 50 \text{ pF}$	V <sub>DD</sub> = 5 V,	25°C	5.4	7			
			$V_{O(PP)} = 3.5 \text{ V}$	Full range	3.4				
			V <sub>DD</sub> = 2.7 V,	25°C	2.7	5			
SR- I	No anti-re aless note at society and	D 210 C 50 - 5	$V_{O(PP)} = 1.7 \text{ V}$	Full range	2.3			V/µs	
	Negative slew rate at unity gain	$R_L = 2 \text{ K} 2, C_L = 50 \text{ pr}$	$V_{DD} = 5 V$ ,	25°C	4.5	6		ν/μ5	
			$V_{O(PP)} = 3.5 \text{ V}$	Full range	3.2				
φ <sub>m</sub>	Phase margin	D 240 C 10 pF		2500		63°			
	Gain margin	$R_L = 2 k\Omega$ , $C_L = 10 pF$		25°C		8		dB	
NOISE/DI	ISTORTION PERFORMANCE								
			A <sub>V</sub> = 1		0.002%				
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = V_{DD}/2,$ $R_L = 2 \text{ k}\Omega, \text{ f} = 10 \text{ kHz}$	A <sub>V</sub> = 10		0	.019%			
		T(_ = 2 102, T = 10 10 12	A <sub>V</sub> = 100	25°C	0	.095%			
V	Equivalent input paige valtage	f = 1 kHz		25 C		53		nV/√ <del>Hz</del>	
$V_n$	Equivalent input noise voltage	f = 10 kHz				27		IIV/∀⊓Z	
In	Equivalent input noise current	f = 1 kHz				0.9		fA/√ <del>Hz</del>	
SHUTDO	WN CHARACTERISTICS								
i	Supply current, per channel in			25°C		4	11		
I <sub>DD(SHDN)</sub>	shutdown mode (TLV2620, TLV2623, TLV2625)	<u>SHDN</u> = 0.4 V		Full range			13	μA	
+	Amplifier turnon time <sup>(2)</sup>	$R_L = 2 k\Omega$	$V_{DD} = 2.7 \text{ V}$ 4.5			μs			
t <sub>(on)</sub>	Ampliner turnori time (=/	IV = ∠ K22	V <sub>DD</sub> = 5 V	25°C		1.5			
t <sub>(off)</sub>	Amplifier turnoff time <sup>(2)</sup>	$R_L = 2 k\Omega$				200		ns	

<sup>(2)</sup> Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



### **TYPICAL CHARACTERISTICS**

#### **TABLE OF GRAPHS**

			FIGURE
V <sub>IO</sub>	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
V <sub>OH</sub>	High-level output voltage	vs High-level output current	4, 6
V <sub>OL</sub>	Low-level output voltage	vs Low-level output current	5, 7
I <sub>DD</sub>	Supply current	vs Supply voltage	8
I <sub>DD</sub>	Supply current	vs Free-air temperature	9
PSRR	Power supply rejection ratio	vs Frequency	10
A <sub>VD</sub>	Differential voltage amplification & phase	vs Frequency	11
	Gain-bandwidth product	vs Free-air temperature	12
SR	Claurata	vs Supply voltage	13
SK	Slew rate	vs Free-air temperature	14, 15
φ <sub>m</sub>	Phase margin	vs Load capacitance	16
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	17
	Voltage-follower large-signal pulse response		18
	Voltage-follower small-signal pulse response		19
	Crosstalk	vs Frequency	20
I <sub>DD(SHDN)</sub>	Shutdown supply current	vs Free-air temperature	21
I <sub>DD(SHDN)</sub>	Shutdown supply current	vs Supply voltage	22
I <sub>DD(SHDN)</sub>	Shutdown supply current/output voltage	vs Time	23

# INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




Figure 1.

# INPUT OFFSET VOLTAGE VS COMMON-MODE INPUT VOLTAGE




Figure 2.

# COMMON-MODE REJECTION RATIO vs FREQUENCY






Figure 3.





vs LOW-LEVEL OUTPUT CURRENT

LOW-LEVEL OUTPUT VOLTAGE



HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT





Figure 4.


Figure 5.

Figure 6.





**SUPPLY CURRENT** vs SUPPLY VOLTAGE



SUPPLY CURRENT vs FREE-AIR TEMPERATURE





Figure 7.


Figure 8.

Figure 9.

### **POWER SUPPLY REJECTION RATIO** vs FREQUENCY



DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE vs FREQUENCY



### **GAIN-BANDWIDTH PRODUCT** vs FREE-AIR TEMPERATURE






Figure 10.

Figure 11.

Figure 12.











Figure 13.

Figure 14.

Figure 15.







Figure 16.

Figure 17.



**VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE** 

Figure 18.

t – Time – μs

# VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE

100k

10k






Figure 19.





### SHUTDOWN SUPPLY CURRENT vs FREE-AIR TEMPERATURE



SHUTDOWN SUPPLY CURRENT vs SUPPLY VOLTAGE




Figure 20. Figure 21. Figure 22.

#### SHUTDOWN SUPPLY CURRENT/OUTPUT VOLTAGE TIME SD - Shutdown Pulse - V 5.0 4.0 3.0 2.0 SD 1.0 0.0 $V_{DD} = 5 V$ I DD(SD) - Shutdown Supply Current - μΑ V<sub>O</sub> - Output Voltage - mV $A_V = 1$ 2.5 $R_L = 2 k\Omega$ 2.0 $C_L = 10 pF$ 1.5 ٧o $V_{IC} = V_{DD}/2$ 1.0 $T_A = 25^{\circ} C$ 0.5 0.0 0.0 0.5 I<sub>DD(SD)</sub> 1.0 1.5 2.0 0 2 8 t – Time – $\mu$ s Figure 23.

16-Aug-2012

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TLV2620IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2620IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2620IDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2620IDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2620IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2620IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2621IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2621IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2621IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2621IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2621IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2621IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



16-Aug-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TLV2622IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2622IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2623IDGS	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2623IDGSG4	ACTIVE	MSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2623IDGSR	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2623IDGSRG4	ACTIVE	MSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2623IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2623IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2624IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2625IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



### PACKAGE OPTION ADDENDUM

16-Aug-2012

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TLV2625IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION


www.ti.com 16-Aug-2012

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS



#### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2620IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2620IDBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2620IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2621IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2621IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2621IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2622IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2622IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2623IDGSR	MSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2623IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2624IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2624IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2624IPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2625IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 16-Aug-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2620IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2620IDBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TLV2620IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2621IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2621IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2621IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2622IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2622IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2623IDGSR	MSOP	DGS	10	2500	358.0	335.0	35.0
TLV2623IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2624IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2624IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2624IPWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2625IDR	SOIC	D	16	2500	333.2	345.9	28.6

# DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DBV (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGS (S-PDSO-G10)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G16)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications
۸ جا: <u>-</u>	ti aaaa/adia	A

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/omap

**OMAP Mobile Processors** 

**TI E2E Community** 

e2e.ti.com