

AOZ8300CI-03

Ultra-Low Capacitance TVS Diode Array

General Description

The AOZ8300CI-03 is a transient voltage suppressor array designed to protect high speed data lines from ESD and lightning.

This device incorporates eight surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. They AOZ8300CI-03 may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4. The TVS diodes provide effective suppression

of ESD voltages: ±15 kV (air discharge) and ±8 kV (contact discharge).

The AOZ8300CI-03 comes in a Halogen Free and RoHS compliant, SOT-23 package and is rated over a -40 °C to +85 °C ambient temperature range. Both packages are compatible with lead free and SnPb assembly techniques. The small size, low capacitance, and high ESD protection makes the AOZ8300CI-03 ideal for protecting high speed video and data communication interfaces.

Features

- ESD protection for high-speed data lines:
 - IEC 61000-4-2, level 4 (ESD) immunity test
 - ±30 kV (air discharge) and ±30 kV (contact discharge)
 - IEC 61000-4-5 (Lightning) 25 A (8/20 µs)
 - IEC 61000-4-4 (EFT) 40 A (5/50 ns)
 - Human Body Model (HBM) ±30 kV
- Protects four I/O lines
- Low clamping voltage

Applications

- Low-Voltage Differential Signaling (LVDS)
- USB 2.0 power and data line protection
- Video graphics cards
- Monitors and flat panel displays
- Digital Video Interface (DVI)
- 10/100/1000 Ethernet
- Notebook computers



Typical Application




Figure 1. 10/100/1000 Ethernet Port Connection




Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ8300CI-03	-40 °C to +85 °C	SOT23-6	Green Product



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating		
Peak Pulse Current (I _{PP}), t _P = 8/20 μs	25 A		
Peak Power Dissipation (8 x 20 μs @ 25 °C)	300 W		
Storage Temperature (T _S)	-65 °C to +150 °C		
ESD Rating per IEC61000-4-2, Contact ⁽¹⁾	±30 kV		
ESD Rating per IEC61000-4-2, Air ⁽¹⁾	±30 kV		
ESD Rating per Human Body Model ⁽²⁾	±30 kV		

Notes:

- 1. IEC 61000-4-2 discharge with $C_{Discharge}$ = 150 pF, $R_{Discharge}$ = 330 $\Omega.$
- 2. Human Body Discharge per MIL-STD-883, Method 3015 $C_{Discharge}$ = 100 pF, $R_{Discharge}$ = 1.5 k Ω .

Maximum Operating Ratings

Parameter	Rating		
Junction Temperature (T _J)	-40 °C to +125 °C		

Rev. 2.1 September 2021 **www.aosmd.com** Page 2 of 6



Electrical Characteristics

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I _R	Reverse Leakage Current	V _{RWM} = 2.5 V, between I/O and VIN			0.1	μA
V _F	Diode Forward Voltage	I _F = 15 mA	0.70	0.85	1.0	V
C _j	Junction Capacitance	$V_R = 0 \text{ V, f} = 1 \text{ MHz, any I/O pin to Ground}$		2.5	3.5	pF
ΔC _j	Channel Input Capacitance Matching	V _R = 0 V, f = 1 MHz, between I/O pins ⁽³⁾			0.2	pF
V_{RWM}	Reverse Working Voltage	Between I/O and VIN ⁽⁴⁾			3.3	V
V_{BR}	Reverse Breakdown Voltage	I _T = 100 μA, between I/O and VIN ⁽⁵⁾	5.0			V
V _{HOLD}	Holding Reverse Voltage	Any I/O pin to Ground		1.0		V
I _{HOLD}	Holding Reverse Current	Any I/O pin to Ground		10		mA
	Channel Clamp Voltage Positive Transients Negative Transient	I _{PP} = 5 A, tp = 100 ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾			2.6 -2.7	V V
	Channel Clamp Voltage Positive Transients Negative Transient	I _{PP} = 10 A, tp = 100 ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾			3.0 -3.3	< <
V_{CL}	Channel Clamp Voltage Positive Transients Negative Transient	I _{PP} = 30 A, tp = 100 ns, any I/O pin to Ground ⁽³⁾⁽⁶⁾			5.0 -8.0	V V
	Clamping Voltage ⁽³⁾ (IEC61000-4-5, 8/20µs, I/O Pin-to-Ground)	I _{PP} = 5 A I _{PP} = -5 A			3.9 -4.1	V V
		I _{PP} = 25 A I _{PP} = -25 A			10.5 -11.5	V V
R _{DNY}	Dynamic Resistance (100ns Transmission Line Pulse)	I _{TLP} = 1 A to 30 A I _{TLP} = -1 A to -30 A		0.15 0.17		Ω Ω
	Dynamic Resistance (IEC61000-4-5, 8/20µs)	I _{TLP} = 2 A to 25 A I _{TLP} = -2 A to -25 A		0.35 0.40		Ω Ω


Notes:


- 3. These specifications are guaranteed by design.
- $4. \ The \ working \ peak \ reverse \ voltage, \ V_{RWM}, \ should \ be \ equal \ to \ or \ greater \ than \ the \ DC \ or \ continuous \ peak \ operating \ voltage \ level.$
- 5. V_{BR} is measured at the pulse test current I_{T} .
- 6. Measurements performed using a 100 ns Transmission Line Pulse (TLP) system.


Rev. 2.1 September 2021 **www.aosmd.com** Page 3 of 6





Typical Performance Characteristics











Rev. 2.1 September 2021 **www.aosmd.com** Page 4 of 6



Application Information

The AOZ8300CI-03 TVS is design to protect up to four data lines from damaging transient over-voltage by clamping the voltage to a reference. When the transient on a protected data line exceeds the reference voltage, the steering diode is forward bias thereby conducting the harmful ESD transient away from the sensitive circuitry under protection.

PCB Layout Guidelines

Printed circuit board layout is key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the most important design consideration. The AOZ8300CI-03 devices should be located as close as possible to the noise source. AOZ8300CI-03 devices should be used on all data and power lines that enter or exit the PCB at the I/O connector.

In most systems, surge pulses occur on data and power lines that enter the PCB through the

I/O connector. Placing the AOZ8300CI-03 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse is coupled into adjacent PCB traces. In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8300CI-03 device. Long signal traces will act as antennas and receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnects as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground may cause ground bounce. The clamping performance of the TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces.

The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping

voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design. The AOZ8300CI-03 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient overvoltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient

current away from the sensitive circuitry.

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- 1. Place the TVS near the IO terminals or connectors to restrict transient coupling.
- 2. Fill unused portions of the PCB with ground plane.
- 3. Minimize the path length between the TVS and the protected line.
- 4. Minimize all conductive loops including power and ground loops.
- 5. The ESD transient return path to ground should be kept as short as possible.
- 6. Never run critical signals near board edges.
- 7. Use ground planes whenever possible.
- 8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
- 9. Separate chassis ground traces from components and signal traces by at least 4mm.
- 10. Keep the chassis ground trace length-to-width ratio < 5:1 to minimize inductance.
- 11. Protect all external connections with TVS diodes.

Rev. 2.1 September 2021 **www.aosmd.com** Page 5 of 6



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.
As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 2.1 September 2021 **www.aosmd.com** Page 6 of 6