











SCBS809G - DECEMBER 2005 - REVISED SEPTEMBER 2017

UCC2895-EP

# UCC2895-EP BiCMOS Advanced Phase-Shift PWM Controller

### 1 Features

- Programmable Output Turnon Delay
- · Adaptive Delay Set
- Bidirectional Oscillator Synchronization
- Capability for Voltage-Mode or Current-Mode Control
- Programmable Soft Start/Soft Stop and Chip Disable Via a Single Pin
- 0% to 100% Duty-Cycle Control
- 7-MHz Error Amplifier
- Operation to 1 MHz
- Low-Active Current Consumption (5-mA Typ at 500 kHz)
- Very-Low-Current Consumption During Undervoltage Lockout (150-μA Typ)
- Supports Defense, Aerospace, and Medical Applications:
  - Controlled Baseline
  - One Assembly/Test Site
  - One Fabrication Site
  - Available in Military (–55°C to 125°C)
     Temperature Range
  - Extended Product Life Cycle
  - Extended Product-Change Notification
  - Product Traceability

# 2 Description

The UCC2895-EP is a phase-shift pulse-width modulation (PWM) controller that implements control of a full-bridge power stage by phase shifting the switching of one half bridge with respect to the other. It allows constant frequency PWM in conjunction with resonant zero-voltage switching to provide high efficiency at high frequencies. The device can be used either as a voltage-mode or current-mode controller.

While the UCC2895-EP maintains the functionality of the UC2875/6/7/8 family, it improves on that controller family with additional features, such as enhanced control logic, adaptive delay set, and shutdown capability. Since the device is built in BCDMOS, it operates with dramatically less supply current than its bipolar counterparts. The UCC2895-EP can operate with a maximum clock frequency of 1 MHz.


The M-temp UCC2895-EP device is offered in the 20-pin SOIC (DW) package.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC2895-EP	SOIC (20)	7.50 mm × 12.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Application Diagram





### **Table of Contents**

1 Fe	eatures 1	6	Application and Implementation	. 11
3 Re	exision History		6.1 Programming DELAB, DELCD, and Adaptive Dela Set (ADS)	. 11
5 Sp 5.7 5.2 5.3 5.4 5.5	n Configuration and Functions       3         pecifications       6         1 Absolute Maximum Ratings       6         2 ESD Ratings       6         3 Recommended Operating Conditions       6         4 Thermal Information       7         5 Electrical Characteristics       7         6 Typical Characteristics       10	7	Device and Documentation Support	. 16 . 16 . 16 . 16 . 16

# 3 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### 

Changed V<sub>OL</sub> MAX from 270 mV : to 330 mV ......9



# 4 Pin Configuration and Functions



### **Pin Functions**

			T III T UIICUOIIS			
F	PIN	I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
ADS	11	I	Adaptive delay set. This function sets the ratio between the maximum and minimum programmed output delay dead time. When ADS is connected directly to CS, no delay modulation occurs. Maximum delay modulation occurs when ADS is grounded. In this case, delay time is four times longer when CS = 0 than when CS = 2 V (the peak current threshold). ADS changes the output voltage on the delay (DELAB and DELCD) pins by:			
			$V_{DEL} = [0.75 \times (V_{CS} - V_{ADS})] + 0.5 V$			
			where $V_{CS}$ and $V_{ADS}$ are in volts. ADS must be limited to between 0 V and 2.5 V and must be less than, or equal to, CS. DELAB and DELCD also are clamped to a minimum of 0.5 V.			
CS	12	1	Current sense. CS is the inverting input of the current-sense comparator, and the noninverting input of the overcurrent comparator and the ADS amplifier. The CS signal is used for cycle-by-cycle current limiting in peak current-mode control and for overcurrent protection in all cases with a secondary threshold for output shutdown. An output disable initiated by an overcurrent fault also results in a restart cycle, called soft stop, with full soft start.			
			Oscillator timing capacitor (see Figure 9). The UCC2895-EP oscillator charges CT via a programmed current. The waveform on $C_T$ is a sawtooth, with a peak voltage of 2.35 V. The approximate oscillator period is calculated by:			
СТ	7	I	$t_{OSC} = \frac{5 \times R_{T} \times C_{T}}{48} + 120 \text{ ns}$			
			where CT is in farads, $R_T$ is in ohms, and $t_{OSC}$ is in seconds. $C_T$ can range from 100 pF to 880 pF. Note that a large $C_T$ and a small $R_T$ combination results in extended fall times on the $C_T$ waveform. The increased fall time increases the SYNC pulse width, thus, limiting the maximum phase shift between OUTA/ OUTB and OUTC/ OUTD outputs, which limits the maximum duty cycle of the converter.			

Product Folder Links: UCC2895-EP



### Pin Functions (continued)

_	Pin Functions (continued)						
	PIN	I/O	DESCRIPTION				
NAME	NO.						
DELAB, DELCD	9, 10	I	Delay programming between complementary outputs. DELAB programs the dead time between switching of OUTA and OUTB, and DELCD programs the dead time between OUTC and OUTD. This delay is introduced between complementary outputs in the same leg of the external bridge. The UCC2895-EP allows the user to select the delay in which the resonant switching of the external power stages takes place. Separate delays are provided for the two half bridges to accommodate differences in resonant capacitor charging currents. The delay in each stage is set according to the formula: $t_{DELAY} = \frac{(25\times 10^{-12})\times R_{DEL}}{V_{DEL}} + 25 \text{ ns}$ where $V_{DEL}$ is in volts, $R_{DEL}$ is in ohms, and $t_{DELAY}$ is in seconds. DELAB and DELCD can source				
			approximately 1-mA maximum. Delay resistors must be chosen so that this maximum is not exceeded. Programmable output delay can be defeated by tying DELAB and/or DELCD to REF. For optimum performance, keep stray capacitance on these pins at < 10 pF.				
EAN	1	I	Error amplifier negative. Inverting input to the error amplifier. Keep below 3.6 V for proper operation.				
EAOUT	2	I/O	Error amplifier output. EAOUT also is connected internally to the noninverting input of the PWM comparator and the no-load comparator. EAOUT is internally clamped to the soft-start voltage. The no-load comparator shuts down the output stages when EAOUT falls below 500 mV and allows the outputs to turn on again when EAOUT rises above 600 mV.				
EAP	20	I	Error amplifier positive. Noninverting input to the error amplifier. Keep below 3.6 V for proper operation.				
GND	5	_	Ground. Chip ground for all circuits except the output stages.				
OUTA, OUTB, OUTC, OUTD	18, 17, 14, 13	0	Outputs. These outputs are 100-mA complementary MOS drivers and are optimized to drive FET driver circuits. OUTA and OUTB are fully complementary (assuming no programmed delay). They operate near 50% duty cycle and one-half the oscillating frequency. OUTA and OUTB are intended to drive one half-bridge circuit in an external power stage. OUTC and OUTD drive the other half bridge and have the same characteristics as OUTA and OUTB. OUTC is phase shifted with respect to OUTA, and OUTD is phase shifted with respect to OUTB. Note that changing the phase relationship of OUTC and OUTD, with respect to OUTA and OUTB, requires other than the nominal 50% duty ratio on OUTC and OUTD during those transients.				
PGND	16	_	Output stage ground. To keep output switching noise from critical analog circuits, the UCC2895-EP has two different ground connections. PGND is the ground connection for the high-current output stages. Both GND and PGND must be electrically tied together closely near the IC. Also, since PGND carries high current, board traces must be low impedance.				
RAMP	3	I	Inverting input of PWM comparator. RAMP receives either the $C_T$ waveform in voltage and average current-mode controls, or the current signal (plus slope compensation) in peak current-mode control. An internal discharge transistor is provided on RAMP, which is triggered during the oscillator dead time.				
REF	4	0	5-V $\pm$ 1.2% voltage reference. REF supplies power to internal circuitry, and also can supply up to 5 mA to external loads. The reference is shut down during undervoltage lockout, but is operational during all other disable modes. For best performance, bypass with a 0.1- $\mu$ F low ESR, low ESL capacitor to ground. Do not use more than 1 $\mu$ F.				
RT	8	ı	Oscillator timing resistor (see Figure 9). The oscillator in the UCC2895-EP operates by charging an external timing capacitor, CT, with a fixed current programmed by $R_T$ . $R_T$ current is calculated as: $I_{RT}\left(A\right) = \frac{3\ V}{R_T\left(\Omega\right)}$				
			$R_T \stackrel{(\Gamma)}{=} R_T \stackrel{(\Omega)}{=} R_T \stackrel{(\Omega)}{=} R_T = R_T \stackrel{(\Omega)}{=} R_T = R_$				



# Pin Functions (continued)

F	PIN					
NAME	NO.	I/O	DESCRIPTION			
SS/DISB	19	I	<ul> <li>Soft start/disable. SS/DISB combines two independent functions:</li> <li>Disable mode. A rapid shutdown of the chip is accomplished by any one of the following: externally forcing SS/DISB below 0.5 V, externally forcing REF below 4 V, V<sub>DD</sub> dropping below the UVLO threshold, or an overcurrent fault is sensed (CS = 2.5 V). In the case of REF pulled below 4 V or an UVLO condition, SS/DISB actively is pulled to ground via an internal MOSFET switch. If an overcurrent is sensed, SS/DISB sinks a current of 10 × I<sub>RT</sub> until SS/DISB falls below 0.5 V. Note that, if SS/DISB is externally forced below 0.5 V, the pin starts to source current equal to I<sub>RT</sub>. Also note that the only time the part switches into the low I<sub>DD</sub> current mode is when the part is in undervoltage lockout.</li> <li>Soft-start mode. After a fault or disable condition has passed and VDD is above the start threshold and/or SS/DISB falls below 0.5 V during a soft stop, SS/DISB switches to a soft-start mode. The pin now sources current equal to I<sub>RT</sub>. A user-selected capacitor on SS/DISB determines the soft start and soft-start time. In addition, a resistor in parallel with the capacitor may be used, limiting the maximum voltage on SS/DISB. Note that SS/DISB actively clamps the EAOUT voltage to approximately the SS/DISB voltage during both soft-start, soft-stop, and disable conditions.</li> </ul>			
SYNC	6	I/O	Synchronization (see Figure 9). SYNC is bidirectional. When used as an output, SYNC can be used as a clock, which is the same as the chip's internal clock. When used as an input, SYNC overrides the chip's internal oscillator and acts as its clock signal. This bidirectional feature allows synchronization of multiple power supplies. SYNC also internally discharges the CT capacitor and any filter capacitors that are present on RAMP. The internal SYNC circuitry is level sensitive, with an input low threshold of 1.9 V and an input high threshold of 2.1 V. A resistor as small as 3.9 k $\Omega$ may be tied between SYNC and GND to reduce the synchronization pulse width.			
VDD	15	I	Power supply. $V_{DD}$ must be bypassed with a minimum of a 1- $\mu F$ low ESR, low ESL capacitor to ground.			

Copyright © 2005–2017, Texas Instruments Incorporated



### 5 Specifications

# 5.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	I <sub>DD</sub> < 10 mA		17	V
Supply current			30	mA
REF current			15	mA
OUT current			100	mA
Analog inputs	EAP, EAN, EAOUT, RAMP, SYNC, ADS, CS, SS/DISB	-0.3	REF + 0.3	V
Drive outputs	OUTA, OUTB, OUTC, OUTD	-0.3	to $V_{CC}$ + 0.3	V
Power dissipation	N package		1	W
$(at T_A = 25^{\circ}C)$	DW package		650	mW
Storage temperature, T <sub>stg</sub>		-65	150	°C
Junction temperature, T <sub>J</sub>		<b>–</b> 55	150	°C
Lead temperature	Soldering, 10 s		300	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
V	Floatroatotic disabores	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±800	V
V <sub>(ESD)</sub>	Electrostatic discharge	static discharge  Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 5.3 Recommended Operating Conditions<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	10		16.5	V
C <sub>VDD</sub>	Supply voltage bypass capacitor <sup>(2)</sup>		10 x C <sub>REF</sub>		μF
C <sub>REF</sub>	Reference bypass capacitor <sup>(3)</sup>	0.1		4.7	μF
C <sub>T</sub>	Timing capacitor (for 500-KHz switching frequency)		200		pF
$R_T$	Timing resistor (for 500-KHz switching frequency)		82		
R <sub>DEL_AB</sub> R <sub>DEL_CD</sub>	Delay resistor	2.5		40	kΩ
$T_J$	Operating junction temperature (4)	<b>–</b> 55		125	°C

<sup>(1)</sup> It is recommended that there be a single point grounded between GND and PGND directly under the device. There should be a seperate ground plane associated with the GND pin and all components associated with pins 1 through 12 plus 19 and 20 be located over this ground plane. Any connections associated with these pins to ground should be connected to this ground plane.

(4) It is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

Submit Documentation Feedback

Copyright © 2005–2017, Texas Instruments Incorporated

<sup>(2)</sup> Currents are positive into and negative out of the specified terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The V<sub>DD</sub> capacitor should be a low ESR, ESL ceramic capacitor located directly across the VDD and PGND pins. A larger bulk capacitor should be located as physically close as possible to the VDD pins.

<sup>(3)</sup> The V<sub>REF</sub> capacitor should be a low ESR, ESL ceramic capacitor located directly across the REF and GND pins. If a larger capacitor is desired for the V<sub>REF</sub> then it should be located near the V<sub>REF</sub> capacitor and connected to the VREF pin with a resistor of 51 Ω or greater. The bulk capacitor on VDD must be a factor of 10 greater than the total V<sub>REF</sub> capacitance.



### 5.4 Thermal Information

		UCC2895-EP	
	THERMAL METRIC <sup>(1)</sup>	DW (SOIC)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	59.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	27.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 5.5 Electrical Characteristics

 $V_{DD}=12~V,~R_{T}=82~k\Omega,~C_{T}=220~pF,~R_{DELAB}=10~k\Omega,~R_{DELCD}=10~k\Omega,~C_{REF}=0.1~\mu F,~C_{VDD}=1~\mu F,~No~load~at~outputs,~T_{A}=T_{J},~T_{A}=-55^{\circ}C~to~125^{\circ}C~(unless~otherwise~noted)$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO	•	•		*	
Start threshold		10.2	11	11.8	V
Stop threshold		8.2	9	9.8	V
Hysteresis		1	2	3	V
SUPPLY CURRENT					
Start-up current	V <sub>DD</sub> = 8 V		150	250	μА
I <sub>DD</sub> active			5	6	mA
V <sub>CC</sub> clamp voltage	$I_{DD} = 10 \text{ mA}$	16.5	17.5	18.5	V
VOLTAGE REFERENCE					
Output valtage	$T_J = 25$ °C	4.94	5	5.06	V
Output voltage Short-circuit current	$10 \text{ V} < \text{V}_{DD} < 17.5 \text{ V}, 0 \text{ mA} < \text{I}_{REF} < 5 \text{ mA}$	4.85	5	5.15	V
Short-circuit current	REF = 0 V, T <sub>J</sub> = 25°C	10	20		mA
ERROR AMPLIFIER					
Common-mode input voltage		-0.1		3.6	V
Offset voltage		-7		7	mV
Input bias current (EAP, EAN)		-1		1	μА
EAOUT V <sub>OH</sub>	$EAP - EAN = 500 \text{ mV}, I_{EAOUT} = -0.5 \text{ mA}$	4	4.5	5	V
EAOUT V <sub>OL</sub>	$EAP - EAN = 500 \text{ mV}, I_{EAOUT} = 0.5 \text{ mA}$	0	0.2	0.4	V
EAOUT source current	EAP – EAN = 500 mV, EAOUT = 2.5 V	1	1.5		mA
EAOUT sink current	EAP - EAN = -500  mV, EAOUT = 2.5  V	2.5	4.5		mA
Open-loop DC gain		75	85		dB
Unity gain bandwidth <sup>(1)</sup>		5	7		MHz
Slew rate	EAN from 1 V to 0 V, EAP = 500 mV, EAOUT from 0.5 V to 3 $V^{(1)}$	1.5	2.2		V/μs
No-load comparator turn-off threshold		0.45	0.5	0.55	V
No-load comparator turn-on threshold		0.55	0.6	0.69	V
No-load comparator hysteresis		0.035	0.1	0.165	V

<sup>(1)</sup> Specified by design. Not production tested.



# **Electrical Characteristics (continued)**

 $V_{DD}=12~V,~R_{T}=82~k\Omega,~C_{T}=220~pF,~R_{DELAB}=10~k\Omega,~R_{DELCD}=10~k\Omega,~C_{REF}=0.1~\mu F,~C_{VDD}=1~\mu F,~No~load~at~outputs,$  $T_A = T_J$ ,  $T_A = -55$ °C to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLATOR					
Frequency	T <sub>J</sub> = 25°C	473	500	527	kHz
Total variation	Line, Temperature <sup>(1)</sup>		2.5%	5%	
SYNC V <sub>IH</sub>		2.05	2.1	2.32	V
SYNC V <sub>IL</sub>		1.85	1.9	1.95	V
SYNC V <sub>OH</sub>	$I_{SYNC} = -400 \mu A, C_T = 2.6 V$	4.1	4.5	5	V
SYNC V <sub>OL</sub>	I <sub>SYNC</sub> = 100 μA, C <sub>T</sub> = 0 V	0	0.5	1	V
SYNC output pulse width	SYNC load = 3.9 kΩ and 30 pF in parallel		85	135	ns
R <sub>T</sub> voltage		2.9	3	3.1	V
C <sub>T</sub> peak voltage		2.25	2.35	2.55	V
C <sub>T</sub> valley voltage		0	0.2	0.65	V
PWM COMPARATOR					
EAOUT to RAMP/input offset voltage	RAMP = 0 V, DELAB = DELCD = REF	0.72	0.85	1.05	V
Minimum phase shift (OUTA to OUTC, OUTB to OUTD)	RAMP = 0 V, EAOUT = 650 mV <sup>(2)</sup>	0%	0.85%	1.5%	
RAMP to OUTC/OUTD delay	RAMP from 0 V to 2.5 V, EAOUT = 1.2 V, DELAB = DELCD = REF <sup>(3)</sup>		70	120	ns
RAMP bias current	RAMP < 5 V, C <sub>T</sub> < 2.2 V	-5		5	μΑ
RAMP sink current	RAMP = 5 V, C <sub>T</sub> < 2.6 V	10	19		mA
CURRENT SENSE		1			
CS bias current	0 < CS < 2.5 V, 0 < ADS < 2.5 V	-4.5		20	μА
Peak current threshold		1.9	2	2.1	V
Overcurrent threshold		2.4	2.5	2.6	V
CS to output delay	CS from 0 to 2.3 V, DELAB = DELCD = REF		75	110	ns
SOFT START AND SHUTDOWN					
Soft-start source current	SS/DISB = 3 V, CS = 1.9 V	-40	-35	-30	μА
Soft-start sink current	SS/DISB = 3 V, CS = 2.6 V	325	350	375	μΑ
Soft-start/disable comparator threshold		0.44	0.5	0.56	V
DELAY SET					
DELAD/DELOD solventuralismo	ADS = CS = 0 V	0.45	0.5	0.55	
DELAB/DELCD output voltage	ADS = 0 V, CS = 2 V	1.9	2	2.1	V
Output delay	$ADS = CS = 0 V^{(1)(3)}$	450	525	600	ns
ADS bias current	0 V < ADS < 2.5 V, 0 V < CS < 2.5 V	-20		20	μА

### Minimum phase shift is defined as:

$$\Phi = 200 \times \frac{t_{f(OUTA)} - t_{f(OUTC)}}{t_{PERIOD}} \text{ or } \Phi = 200 \times \frac{t_{f(OUTB)} - t_{f(OUTD)}}{t_{PERIOD}}$$

 $t_{f(OUTA)}$  = falling edge of OUTA signal  $t_{f(OUTB)}$  = falling edge of OUTB signal  $t_{f(OUTC)}$  = falling edge of OUTC signal  $t_{f(OUTD)} = falling edge of OUTD signal$ 

t<sub>(PERIOD)</sub> = period of OUTA or OUTB signal
Output delay is measured between OUTA/OUTB or OUTC/OUTD. Output delay is shown in Figure 1 and Figure 2, where:

Product Folder Links: UCC2895-EP


 $t_{f(OUTA)}$  = falling edge of OUTA signal  $t_{r(OUTB)}$  = rising edge of OUTB signal



### **Electrical Characteristics (continued)**


 $V_{DD}=12~V,~R_{T}=82~k\Omega,~C_{T}=220~pF,~R_{DELAB}=10~k\Omega,~R_{DELCD}=10~k\Omega,~C_{REF}=0.1~\mu F,~C_{VDD}=1~\mu F,~No~load~at~outputs,~T_{A}=T_{J},~T_{A}=-55^{\circ}C~to~125^{\circ}C~(unless~otherwise~noted)$ 

A 0, A	,				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					
V <sub>OH</sub> (all outputs)	$I_{OUT} = -10$ mA, $V_{DD}$ to output		250	400	mV
V <sub>OL</sub> (all outputs)	I <sub>OUT</sub> = 10 mA		150	330	mV
Rise time	$C_{LOAD} = 100 \text{ pF}^{(1)}$		20	35	ns
Fall time	$C_{LOAD} = 100 \text{ pF}^{(1)}$		20	35	ns



- (1) Also applies to OUTB.
- (2) Also applies to OUTD.

Figure 1. OUTA/OUTC Output Delay



- (1) Also applies to OUTC.
- (2) Also applies to OUTD.

Figure 2. OUTA/OUTB Output Delay

Copyright © 2005–2017, Texas Instruments Incorporated

### TEXAS INSTRUMENTS

### 5.6 Typical Characteristics




Figure 3. Delay Programming (Characterizes Output Delay Between A/B, C/D)




Figure 4. Error Amplifier Gain and Phase Margin




Figure 5. EAOUT To Ramp Offset Over Temperature




Figure 6. Frequency vs R<sub>T</sub> and C<sub>T</sub> (Oscillator Frequency)




Figure 7.  $I_{DD}$  vs  $V_{DD}$  and Oscillator Frequency (No Output Loading)




Figure 8. I<sub>DD</sub> vs V<sub>DD</sub> and Oscillator Frequency (With 0.1-Nf Output Loads)



### 6 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 6.1 Programming DELAB, DELCD, and Adaptive Delay Set (ADS)

The UCC2895-EP allows the user to set the delay between switch commands within each leg of the full-bridge power circuit, according to the formula from the data sheet:

$$t_{DELAY} = \frac{(25 \times 10^{-12}) \times R_{DEL}}{V_{DEL}} + 25 \text{ ns}$$

For this equation, V<sub>DEL</sub> is determined in conjunction with the desire to utilize (or not utilize) the ADS feature from:

$$V_{DEL} = [0.75 \times (V_{CS} - V_{ADS})] + 0.5 V$$

Figure 9 shows the resistors needed to program the delay periods and the ADS function.




Figure 9. Resistors Needed In Programming

The ADS allows the user to vary the delay times between switch commands within each of the converter's two legs. The delay-time modulation is implemented by connecting ADS (pin 11) to CS, GND, or a resistive divider from CS to GND to set  $V_{ADS}$ . From the previous equation for  $V_{DEL}$ , if ADS is tied to GND,  $V_{DEL}$  rises in direct proportion to  $V_{CS}$ , causing a decrease in  $t_{DELAY}$  as the load increases. In this condition, the maximum value of  $V_{DEL}$  is 2 V. If ADS is connected to a resistive divider between CS and GND, the term ( $V_{CS} - V_{DS}$ ) becomes smaller, reducing the level of  $V_{DEL}$ . This decreases the amount of delay modulation. In the limit of ADS tied to CS,  $V_{DEL} = 0.5$  V and no delay modulation occurs. In the case with maximum delay modulation (ADS = GND) when the circuit goes from light load to heavy load, the variation of  $V_{DEL}$  is from 0.5 V to 2 V. This causes the delay times to vary by a 4:1 ratio as the load is changed.

The ability to program an adaptive delay is a desirable feature because the optimum delay time is a function of the current flowing in the primary winding of the transformer, and can change by a factor of 10:1 or more as circuit loading changes. Reference [1] delves into the many interrelated factors for choosing the optimum delay times for the most efficient power conversion and illustrates an external circuit to enable ADS using the UC2879. Implementing this adaptive feature is simplified in the UCC2895-EP controller, giving the user the ability to tailor the delay times to suit a particular application, with a minimum of external parts.

[1] L. Balogh, "Design Review: 100W, 400 kHz, DC/DC Converter With Current Doubler Synchronous Rectification Achieves 92% Efficiency," Unitrode Power Supply Design Seminar Manual, Unitrode Corporation, 1996, Topic 2.

Copyright © 2005–2017, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

# Programming DELAB, DELCD, and Adaptive Delay Set (ADS) (continued)




Figure 10. Resistors Needed For Programming




Figure 11. UCC2895-EP Timing (No Output Delay Shown)

2 Submit Documentation Feedback

Copyright © 2005–2017, Texas Instruments Incorporated



# Programming DELAB, DELCD, and Adaptive Delay Set (ADS) (continued)




Figure 12. Block Diagram



### 6.2 Circuit Description




Figure 13. Oscillator Block Diagram




Figure 14. ADS Block Diagram



# **Circuit Description (continued)**




Figure 15. Delay Block Diagram (One Delay Block Per Output)



### 7 Device and Documentation Support

### 7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 7.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 7.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2005–2017, Texas Instruments Incorporated



### PACKAGE OPTION ADDENDUM

10-Dec-2020

### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC2895MDWREP	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	UCC2895MEP	Samples
V62/06614-01XE	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	UCC2895MEP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

### OTHER QUALIFIED VERSIONS OF UCC2895-EP:

• Automotive: UCC2895-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Apr-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2895MDWREP	SOIC	DW	20	2000	330.0	24.4	10.8	13.1	2.65	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Apr-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UCC2895MDWREP	SOIC	DW	20	2000	346.0	346.0	41.0	



SOIC



### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated