

9-Bit, 30 MSPS ADC

AD9049

FEATURES

Low Power: 300 mW
On-Chip T/H, Reference
Single +5 V Power Supply Operation
Selectable 5 V or 3 V Logic I/O
Wide Dynamic Performance


APPLICATIONS

Digital Communications

Professional Video Medical Imaging

Instrumentation

FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD9049 is a complete 9-bit monolithic sampling analog-to-digital converter (ADC) with an onboard track-and-hold and reference. The unit is designed for low cost, high performance applications and requires only +5 V and an encode clock to achieve 30 MSPS sample rates with 9-bit resolution.

The encode clock is TTL compatible and the digital outputs are CMOS; both can operate with 5 V/3 V logic, selected by the user. The two-step architecture used in the AD9049 is optimized to provide the best dynamic performance available while maintaining low power consumption.

A 2.5 V reference is included onboard, or the user can provide an external reference voltage for gain control or matching of multiple devices. Fabricated on an advanced BiCMOS process, the AD9049 is packaged in space saving surface mount packages (SOIC, SSOP) and is specified over the industrial $(-40^{\circ}\text{C to } +85^{\circ}\text{C})$ temperature range.




Figure 1. Typical Connections

AD9049—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS $(V_D, V_{DD} = +5 \text{ V}; \text{ internal reference}; \text{ENCODE} = 30 \text{ MSPS unless otherwise noted})$

Parameter	Temp	Test Level	Min	AD9049BR/BRS Typ	Max	Units
RESOLUTION	Temp	Level	- IVIII	9	IVIGA	Bits
				9		Bits
DC ACCURACY		_				7.00
Differential Nonlinearity	+25°C	I		0.5	1.0	LSB
	Full	V		0.5		LSB
Integral Nonlinearity	+25°C	I		0.5	1.0	LSB
	Full	V		0.5		LSB
No Missing Codes	Full	IV		GUARANTEED		0/ 70
Gain Error	+25°C	I		±1.0	±7.5	% FS
Gain Tempco ¹	Full	V		±100		ppm/°C
ANALOG INRUT						
Input Voltage Range	+25°C	V		1.024		V p-p
Input Offset Voltage	+25°C	I	-10	+7	+25	mV
	Full	IV	-32		+51	mV
Input Resistance	(+25)°C	I	3.5	5.0	6.5	kΩ
Input Capacitance	125 C	V		5		pF
Analog Bandwidth	*25°C/			100		MHz
BANDGAP REFERENCE	$V \rightarrow V / V$))	/ /			
Output Voltage	+25°C	I / / /	/ $/$ 2.4	2.5	2.6	V
Temperature Coefficient ¹	Full \	L y/ / /		/ £50		ppm/°C
			1/		7 ~	
SWITCHING PERFORMANCE	1.2500	T L	2/2		//	MSPS
Maximum Conversion Rate	+25°C	I Z	307		, / /	1 1 1
Minimum Conversion Rate	+25°C +25°C	IV V		1.5	3//	MSPS
Aperture Delay (t _A)		V		2: <u>-</u> 5	//	
Aperture Uncertainty (Jitter) Output Propagation Delay (t _{PD}) ²	+25°C Full	IV	5	5	15	ps, rms
Output Propagation Delay (tpD)	Full	1 V)		10	ns
DYNAMIC PERFORMANCE						
Transient Response	+25°C	V		10		ns
Overvoltage Recovery Time	+25°C	V		10		ns
ENOBS						
$f_{IN} = 2.3 \text{ MHz}$	+25°C	V		8.56		ENOBs
$f_{IN} = 10.3 \text{ MHz}$	+25°C	I	8.01	8.51		ENOBs
Signal-to-Noise Ratio (SINAD) ³						
$f_{IN} = 2.3 \text{ MHz}$	+25°C	V		53.3		dB
$f_{IN} = 10.3 \text{ MHz}$	+25°C	I	50	53		dB
Signal-to-Noise Ratio						
(Without Harmonics)						
$f_{IN} = 2.3 \text{ MHz}$	+25°C	V		53.5		dB
$f_{IN} = 10.3 \text{ MHz}$	+25°C	I	51	53.3		dB
2nd Harmonic Distortion						
$f_{IN} = 2.3 \text{ MHz}$	+25°C	V		-69		dBc
$f_{IN} = 10.3 \text{ MHz}$	+25°C	I		-67	-60	dBc
3rd Harmonic Distortion						15
$f_{IN} = 2.3 \text{ MHz}$	+25°C	V		-75	60	dBc
$f_{IN} = 10.3 \text{ MHz}$	+25°C	I		-66	-60	dBc
Two-Tone Intermodulation	10500	17		65		150
Distortion (IMD) ⁴	+25°C	V		65		dBc
Differential Phase	+25°C	V		0.15		Degrees
Differential Gain	+25°C	V		0.35		%

-2- REV. 0

		Test AD9049BR/BRS			S	
Parameter	Temp	Level	Min	Typ	Max	Units
ENCODE INPUT						
Logic "1" Voltage	Full	IV	2.0			V
Logic "0" Voltage	Full	IV			0.8	V
Logic "1" Current	Full	IV			1	μA
Logic "0" Current	Full	IV			1	μA
Input Capacitance	+25°C	V		10		pF
Encode Pulse Width High (t _{EH})	+25°C	IV	10		166	ns
Encode Pulse Width Low (t _{EL})	+25°C	IV	10		166	ns
DIGITAL OUTPUTS						
Logic "1" Voltage	Full	IV	4.95			V
Logic "0" Voltage	Full	IV	1.55		0.05	v
Logic "1 Voltage (3.0 V _{DD})	Full	IV	2.95		0.03	v
Logic (0" Voltage (3.0 V _{DD})	Full	IV	2.53		0.05	v
Output Coding	- 1		Offset	Binary	Code	,
POWER SUPPLY		\				
V _D , V _D Supply Current ⁵	Full	/ W /	40	60	80	mA
Power Dissipation ⁵		$ $ $ $ $ $ $ $ $ $ $ $ $ $		300	400	mW
Power Supply Rejection Ratio)) [-	$ \ _{-} $ $ \ _{-}$	_	_		
$(PSRR)^6$	√ / \	/I /	/ <i>/</i>	_ 7 г	± 10	mV/V
NOTES		フノロ	1 1	\longrightarrow L		
"Gain Tempco" is for converter only; "Temperat	ure Coefficient is for ba	andgap reference only	, / -		7 ~/	
Output propagation delay (t _{PD}) is measured from				midpoint of the	e digital outputs w	th 10 pF
maximum loads.			$\supset I L$		1 1 1	/ _
RMS signal to rms noise with analog input signal					/////	
Intermodulation measured relative to either tone				-	, , , ,	
Power dissipation is measured at 30 MSPS with A conditions.	or 10.5 wird and di	gitai outputs ioaded t	wini 10 br maxim	uiii. See rigure	4 Ior power distipa	Lion at other
Measured as the ratio of the change in offset volta	ge for 5% change in +V	D.				
Specifications subject to change without notice.		_				

EXPLANATION OF TEST LEVELS Test Level

I - 100% Production Tested.

IV - Parameter is guaranteed by design and characterization testing.

V - Parameter is a typical value only.

ABSOLUTE MAXIMUM RATINGS*

V_D, V_{DD} +7 V_D
ANALOG IN
Digital Inputs
V_{REF} Input
Digital Output Current
Operating Temperature
AD9049BR/BRS40°C to +85°C
Storage Temperature65°C to +150°C

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Option*	
AD9049BR	-40°C to +85°C	R-28	
AD9049BRS	-40°C to +85°C	RS-28	

^{*}R = Small Outline (SO); RS = Shrink Small Outline (SSOP).


REV. 0 -3-

Table I. AD9049 Digital Coding (Single Ended Input AIN, AINB Bypassed to GND)

Analog Input	Voltage Level	Digital Output MSB LSB Digital Output
3.810	Positive Full Scale	111111111
3.300	Midscale	011111111
2.790	Negative Full Scale	00000000

PIN DESCRIPTIONS

Pin No	Name	Function
1, 7, 12, 21, 23	GND	Ground.
2, 8, 11	V _D VREF _{OUT}	Analog +5 V ± 5% power supply. Internal bandgap voltage reference (nominally +2.5 V).
4	VREFIN	Input to reference amplifier. Voltage reference for ADC is connected here.
<i>f</i> /))	COMP	Internal compensation pin, 0.1 μ F bypass connected here to V_D (+5 V).
b (/ /	REF _{RP}	External connection for (0.1 μF) reference bypass capacitor.
9 /	AINB	Complementary analog input pin (Analog input bar).
10	AIN	Analog input pin.
13	ENCODE /	Encode clock input to ADC. Internal T/H is placed in hold mode (ADC is encoding) on rising edge of encode signal.
14	NC \	Not internally connected.
15	D8 (MSB)	Most significant bit of ADC output.
16–19	D7-D4	Digital output bits of ADC.
20, 22	$V_{ m DD}$	Digital output power supply (only used by digital outputs).
24–26	D3-D1	Digital output bits of ADC.
27	D0 (LSB)	Least significant bit of ADC output.
28	NC	Not internally connected.
	·	
		PIN CONNECTIONS




CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9049 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0



		MIN	TYP	MAX
t _A	APERTURE DELAY		2.7ns	
t _{EH}	PULSE WIDTH HIGH	10ns		166ns
t _{EL}	PULSE WIDTH LOW	10ns		166ns
t _{PD}	OUTPUT PROP DELAY	5.0ns	8.2ns	15.0ns

Figure 2. Timing Diagram




Figure 3. Equivalent Circuits

REV. 0 -5-

AD9049–Typical Performance Curves




Figure 5. SNR/Distortion vs. Frequency





Figure 6. SNR vs. Clock Rate






Figure 9. Differential Gain/Differential Phase

-6- REV. 0




Figure 11. FFT Plot 30 MSPS, 4.3 MHz





Figure 12. FFT Plot 30 MSPS, 10.3 MHz






Figure 15. t_{PD} vs. Temperature 3 V/5 V

REV. 0 -7-

Timing Diagram

THEORY OF OPERATION

Refer to the block diagram on the front page.

The AD9049 employs a subranging architecture with digital error correction. This combination of design techniques insures true 9-bit accuracy at the digital outputs of the converter.

At the input, the analog signal is buffered by a high speed differential buffer and applied to a track-and-hold (T/H) that holds the analog value which is present when the unit is strobed with an ENCODE command. The conversion process begins on the rising edge of this pulse. The two stage architecture completes a coarse and then a fine conversion of the T/H output signal.

Error correction and decode logic correct and align data from the two conversions and present the result as a 9-bit parallel digital word. Output data are strobed on the rising edge of the ENCODE command. The subranging architecture results in five pipeline delays for the output data. Refer to the AD9049

The digital input and outputs of the AD9049 can early be configured to directly interface to 3 V logic systems. The encode input (Pin 13) is TTL compatible with a logic threshold of 1.5 V. This input is actually a CMOS stage (refer to Equivalent Encode Input Stage) with a TTL threshold, allowing operation with TTL, CMOS, and 3 V CMOS logic families. Using 3 V CMOS logic allows the user to drive the encode directly without the need to translate to +5 V. This saves the user power and board space. As with all high speed data converters, the clock signal must be clean and jitter free to prevent the degradation of dynamic performance.

The AD9049 outputs can also directly interface to 3 V logic systems. The digital outputs are standard CMOS stages (refer to AD9049 Output Stage) with isolated supply pins (Pins 20, 22 $V_{\rm DD}$). By varying the voltage on the $V_{\rm DD}$ pins, the digital output levels vary respectively. By connecting Pins 20 and 22 to the 3 V logic supply, the AD9049 will supply 3 V output levels. Care should be taken to filter and isolate the output supply of the AD9049 as noise could be coupled into the ADC, limiting performance.

Analog Input

The analog input of the AD9049 is a differential input buffer (refer to AD9049 Equivalent Analog Input). The differential inputs are internally biased at +3.3 V, obviating the need for external biasing. Excellent performance is achieved whether the analog inputs are driven single-ended or differential (for best dynamic performance, impedances at AIN and AINB should match).

Figure 16 shows typical connections for the analog inputs when using the AD9049 in a dc coupled system with single ended signals. All components are powered from a single +5 V supply. The AD820 is used to offset the ground referenced input signal to the level required by the AD9049.

AC coupling the analog inputs of the AD9049 is easily accomplished. Figure 17 shows capacitive coupling of a single ended signal while Figure 18 shows transformer coupling differentially into the AD9049.




Figure 16. Single Supply, Single Ended, DC Coupled AD9049




Figure 18. Differentially Driven AD9049 Using Transformer Coupling.

The AD830 provides a unique method of providing dc level shift for the analog input. Using the AD830 allows a great deal of flexibility for adjusting offset and gain. Figure 19 shows the AD830 configured to drive the AD9049. The offset is provided by the internal biasing of the AD9049 differential input (Pin 9). For more information regarding the AD830, see the AD830 data sheet.




Figure 19. Level Shifting with the AD830

-8-

Overdrive of the Analog Input

Special care was taken in the design of the analog input section of the AD9049 to prevent damage and corruption of data when the input is overdriven. The nominal input range is +2.788 V to 3.812 V (1.024 V p-p centered at 3.3 V). Out-of-range comparators detect when the analog input signal is out of this range and shut the T/H off. The digital outputs are locked at their maximum or minimum value (i.e., all "0" or all "1"). This precludes the digital outputs from changing to an invalid value when the analog input is out of range.

When the analog input signal returns to the nominal range, the out-of-range comparators switch the T/H back to the active mode and the device recovers in approximately 10 ns.

The input is protected to one volt outside the power supply rails. For nominal power (+5 V and ground), the analog input will not be damaged with signals from +6.0 V to -1.0 V.

Timing

The performance of the AD9049 is very insensitive to the duty vele of the clock. Pulse width variations of as much as ±10% will cause no degradation in performance, see Figure 13, SNR vs. Clock Pulse Width.

The AD9049 provides lateled data outputs, with five pipeline delays. Data outputs are available one propagation delay ($t_{\rm PD}$) after the rising edge of the encode command (refer to the AD9049 Timing Diagram). The length of the output data lines and loads placed on them should be minimized to reduce transients within the AD9049; these transients can detract from the converter's dynamic performance.

The minimum guaranteed conversion rate of the AD9049 is 3 MSPS. Below a nominal of 1.5 MSPS the internal T/H switches to a track function only. This precludes the T/H from drooping to the rail during the conversion process and minimizes saturation issues. At clock rates below 3 MSPS dynamic performance degrades. The AD9049 will operate in burst mode operation, but the user must flush the internal pipeline each time the clock stops. This requires 5 clock pulses each time the clock is restarted for the first valid data output, (refer to Figure 2 Timing Diagram).

Power Dissipation

The power dissipation specification in the parameter table is measured under the following conditions: encode is 30 MSPS, analog input is -1 dBFS at 10.3 MHz, the digital outputs are loaded with approximately 7 pF (10 pF maximum), and $V_{\rm DD}$ is 5 V. These conditions intend to reflect actual usage of the device.

As shown in Figure 4, the actual power dissipation varies based on these conditions. For instance, reducing the clock rate will reduce power as expected for CMOS type devices. Also the loading determines the power dissipated in the output stages. From an ac standpoint, the capacitive loading will be the key (refer to Equivalent Output Stage).

The analog input frequency and amplitude in conjunction with the clock rate determine the switching rate of the output data bits. Power dissipation increases as more data bits switch at faster rates. For instance, if the input is a dc signal that is out of range, no output bits will switch. This minimizes power in the output stages but is not realistic from a usage standpoint.

The dissipation in the output stages can be minimized by interfacing the outputs to 3 V logic (refer to USING THE AD9049, 3 V System). The lower output swings minimize consumption. Refer to Figure 4 for performance characteristics.

Voltage Reference
A stable and accurate +2.5 V voltage reference is built into the AΠ 9049 (Pin 3, V_{DEF} Output). In normal operation the internal reference is used by strapping Pins 3 and 4 of the AΠ 9049 together. The internal reference has 500 μA of extra drive current

that can be used for other circuits.

Some applications may require greater accuracy, improved temperature performance, or adjustment of the gain of the AD9049 which cannot be obtained by using the internal reference. For these applications, an external +2.5 V reference can be used to connect to Pin 4 of the AD9049. The VREF_{IN} requires 5 μ A of drive current.

The input range can be adjusted by varying the reference voltage applied to the AD9049. No appreciable degradation in performance occurs when the reference is adjusted $\pm 5\%$. The full-scale range of the ADC tracks reference voltage changes linearly.

REV. 0 –9–




Figure 21. Evaluation Board Ground Layer




Figure 23. Evaluation Board Schematic

REV. 0 –11–

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead SOIC (R-28)

