

Am29C861A/Am29C863A

High Performance CMOS Bus Transceivers

The Am29C861A and Am29C863A CMOS Bus Transceivers provide high-performance interface buffer ing for wide address/data paths or buses carrying parity. The Am29C861A is a 10-bit bidirectional transceiver; the Am29C863A is a 9-bit tranceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200 mV typical input hysteresis to provide improved noise immunity.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



Am29C861A/Am29C863A

High Performance CMOS Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 - T-R delay = 4 ns typical
- Low standby power
- Very high output drive
 - IoL = 48 mA Commercial, 32 mA Military
- 200-mV typical hysteresis on data input ports
- Proprietary edge-rate controlled outputs dramatically reduce undershoots, overshoots, and ground bounce

- Power-up/down disable circuit provides for glitch-free power supply sequencing
- Can be powered off while in 3-state, ideal for card edge interface applications
- Minimal speed degradation with multiple outputs switching
- **JEDEC FCT-compatible specs**

GENERAL DESCRIPTION

The Am29C861A and Am29C863A CMOS Bus Transceivers provide high-performar the bus interface buffering for wide address/data paths or buses carrying parity. The Am29C861A is a 10-bit bidirectional transceiver; the Am29C863A is a 9-bit transceiver with NORed output enables for maximum control flexibility. Each device features data inputs with 200 mW typical input hysteresis to provide improved noise immunity. The Am29C861A and Am29C8664 are produced with AMD's exclusive CS11SA CMC Siprocess, and features a typical propagation delay of 4 are as well as an output current drive of 48 mA.

The Am29C861A and Am29C863A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce), undershoots and overshoots. By controlling the output transient currents, ground bounce and output ringing have

been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in signilicant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry which utilizes n-channel pull-up transistors (eliminating the parasitic diode to Vcc) provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.


The Am29C861A and Am29C863A are available in the standard package options: DIPs, PLCCs, and SOICs.

Publication# 11231 Rev. B Amendm (: Issue Date: December 1990


^{*} For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).

BLOCK DIAGRAMS


Am29C861A




Am29C863A



CONNECTION DIAGRAMS Top View Am29C861A



Am29C863A



11231-005A

*Also available in 24-Pin Small Outline Package; pinout identical to DIPs.

Note:


Pin 1 is marked for orientation

11231-006A




11231-008A

LOGIC SYMBOLS



Am29C863A



FUNCTION TABLES

Am29C861A

	Inp	outs		Outputs			\Box
ŌET	ŌER	R:	Ti	Ri	Ti	Function	- 1
L	н	I	N/A	N/A	Ĺ	Transmit	
L.	Н	H	N/A	N/A	Н	Transmit	\neg




ORDERING INFORMATION Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- a. Device Number
- b. Speed Option (if applicable)
 c. Package Type
 d. Temperature Range



Valid Combinations								
AM29C861A	00.00.10							
AM29C863A	PC, SC, JC							


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- Device Number Speed Option (if applicable) Device Class
- C.
- Package Type Lead Finish



Valid Combinations								
AM29C861A	# N							
AM29C863A	/BLA							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION Am29C861A Only OER

Output Enable Receive (Input, Active Low)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (Ri are outputs, Ti are inputs).

OET

Output Enable Transmit (Input, Active Low)

When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (Rease inputs, Transmit mode).

Ri

Receive Port (Input/Output)

R_i are the 10-bit data inputs in the Transmit mode, and the outputs in the Receive mode

Ti

Transmit Port (Input/Output)

Ti are the 10-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Am29C863A Only

OER

Output Enables Receive (Input, Active Low)

When both OER₁ and OER₂ are LOW while OET₁ or OET₂ (or both) are HIGH, the device is in the Receiv mode (R_i are outputs, T_i are inputs).

OET

Output Enables Transmit (Input, Active Low)

When both $\overline{OET_1}$ and $\overline{OET_2}$ are LOW while $\overline{OER_1}$ of $\overline{OER_2}$ (or both) are HIGH, the device is in the Transmode (R_i are inputs, T_i are outputs).

Ri

Receive Port (Input/Output)

Ri are the 9-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_i

Transmit Port (Input/Output)

T_i are the 9-bit data outputs in the Transmit mode, and the inputs in the Receive mode.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature --65 to +150°C

Supply Voltage to Ground

DC Output Diode Current: Into Culput + 50 mA
Out of Curput - 50 mA

DC Input Diode Current: Into Input + 20 mA
Out of Sput - 20 mA

DC Output Current: Into Octput + 100 mA
Out of Output = 100 mA

Total DC Ground Current (n x lot + trex loct) mA (Note 1) Total DC Vcc Current (n x lot + m x loct) mA (Note 1)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0 to +70°C Supply Voltage (Vcc) +4.5 V to +5.5 V

Military (M) Devices

 $\begin{array}{lll} \mbox{Ambient Temperature (TA)} & -55 \ \mbox{to } +125^{\circ}\mbox{C} \\ \mbox{Supply Voltage (Vcc)} & +4.5 \ \mbox{V to } +5.5 \ \mbox{V} \end{array}$

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Condition	ns	s		Max.	Unit
Vон	Output HIGH Voltag∋	Vcc = 4.5 V Vin = ViH or Vil	f -		2.4		V
Vol	Output LOW Voltage	V _{CC} = 4.5 V MIL, I _{OL} = 32 mA COM'L, I _{OL} = 48 mA			0.5 0.5	V	
ViH	Input HIGH Voltage	Guaranteed In Voltage for all			2.0		V
VIL	Input LOW Voltage	Guaranteed In Voltage for all				8.0	V
Vı	Input Clamp Voltage	Vcc = 4.5 V, III	ı = -18 mA			-1.2	V
IIL	Input LOW Current	Vcc = 5.5 V Input Only	VIN = 0 V			5	μA
lн	Input HIGH Curren	Vcc = 5.5 V Input Only	V _{IN} = 5.5 V			5	μA
ЮZН	Output Off-State Current	Vcc = 5.5 V I/O Port	Vout	= 5.5 V		10	μА
lozu	(High Impedance)	Vcc = 5.5 V I/O Port	Vouт	= 0 V		-10	μА
Isc	Output Short-Circuit Current	Vcc = 5.5 V, V	o = 0 V (No	te 3)	-60		mA
			VIN = VCC	MIL		1.5	mA
Icco			or GND	COM'L		1.2	
	Static Supply Current	Vcc = 5.5 V	l	Data Input		1.5	rnA/
I ccT		Outputs Open	VIN = 3.4 \	OER ₁ , OER ₂		3.0	Bit
Icco+	Dynamic Supply Current	Vcc = 5.5 V	Outputs O	pen	ļ	275	μA/
		(Note 4)	Note 4) Outputs Loaded			400	MHz/ Bit

Notes:

- n = number of outputs, m = number of inputs.
- 2. Input thresholds are tested in combination with other DC parameters or by correlation.
- 3. Not more than one output should be shorted at a time. Duration should not exceed 100 milliseconds.
- 4. Measured at a frequency ≤ 10 MH; with 50% duty cycle.
- t Not included in Group A tests.



SWITCHING CHARACTERISTICS for light capacitive loading over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Am29C861A

Parameter Symbol		Test Conditions*	Commercial		Military			
	Parameter Description		Min.	Max.	Min.	Max.	Unit	
tplH	Propagation Delay from Ri to Ti or Ti to Ri (Note 1)		2	7	2	8	ns	
t PHL			2	8	2	9	ns	
tzн	Output Enable Time OET to	$C_L = 50 \text{ pF}$	2	10	2	11	ns	
tzı	Ti or OER to Ri	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	12.5	2	13.5	ns	
tHZ	Output Disable Time OET to]	1.5	9	1.5	10	ns	
tız	Ti or OER to Fi		1.5	10	1.5	11	ns	

Am29C863A

Parameter		Test	Commercial		Military			
Symbol	Parameter Description	Conditions*	Min.	Max.	Min.	Max.	Unit	
t _{PLH}	Propagation Delay from	CL = 50 pF	2	7	2	8	ns	
t _{PHL}	Ri to Ti or Ti to R. (Note 1)		2	8	2	9	ns	
tzн	Output Enable Time OET to		2	10.5	2	11.5	ns	
tzı	Ti or OER to R	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	12.5	2	13.5	ns	
tHZ	Output Disable Time OET to	1 ,12 = 500 12	1.5	10	1.5	11	ns	
tlz	Ti or OER to IIi		1.5	11	1.5	12	ns	

^{*} See Test Circuit and Waveforms listed in Chapter 2.

Notes

1. For more details refer to a via mization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).

SWITCHING CHARACTERISTICS for heavy capacitive loading over operating ranges unless otherwise specified (Note 2)

Am29C861A

Parameter		Test	Commercial		Mil		
Symbol	Parameter Description	Conditions*	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay from	$C_L = 300 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	14.5	2	15.5	ns
t PHL	Ri to Ti or Ti to Ri (Note 1)		2	15.5	2	16.5	ns
tzн	Output Enable Time OET to		2	16.5	2	17.5	ns
tzl	Ti or OER to Ri		2	20.5	2	21.5	ns
tHZ	Output Disable Time ÖĒT to	CL = 5 pF	1.5	7	1.5	8	ns
tız	Ti or OER to Ri	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	1.5	8.5	1.5	9.5	ns

Am29C863A

Parameter Symbol		Test	Commercial		Military		
	Parameter Description	Conditions*	Min.	Max.	Min.	Max.	Unit
t PLH	Propagation Delay from Ri to Ti or Ti to Ri (Note 1)	$C_L = 300 \text{ pF}$ $R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	14.5	2	15.5	ns
t PHL			2	15.5	2	16.5	ns
tzн	Output Enable Time OFF to		2	16.5	2	17.5	ns
tzı	Ti or OER to Ri		2	20.5	2	21.5	ns
tHZ	Output Disable Time ○ET to	C _L = 5 pF	1.5	7	1.5	8	ns
tız	Ti or OER to Ri	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	1.5	8.5	1.5	9.5	ns

^{*} See Test Circuit and Waveforms listed in Chapter 2.

Notes:

- 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).
- 2. These parameters are guaranteed by characterization but not production tested.