

1.0 GHz DGA with 30 dB Range and 1 dB Step Size

Data Sheet **[ADL5206](https://www.analog.com/ADL5206?doc=ADL5206.pdf)**

FEATURES

Digitally controlled VGA 2 dB to 32 dB gain range 1 dB gain step size 100 Ω differential input resistance 10 Ω differential output resistance Noise figure: 5.1 dB at 300 MHz, 5 V supply, and maximum gain OIP3 at maximum gain 39.4 dBm at 300 MHz at 5 V supply 38.1 dBm at 700 MHz at 5 V supply Gain step accuracy: ±0.2 dB −3 dB bandwidth at 32 dB: 1.0 GHz typical at 5 V supply Multiple control interface options Parallel 5-bit control interface with latch 3- and 4-wire SPI with fast attack Gain step-up and step-down interface Wide input dynamic range Power-down control Single 3.3 V or 5 V supply operation 112 mA quiescent current at 5 V supply [20-lead, 4 mm × 4 mm LFCSP](#page-24-0)

APPLICATIONS

Differential ADC drivers High intermediate frequency (IF) sampling receivers High output power IF amplification DOCSIS FDx upstream amplifier Instrumentation

GENERAL DESCRIPTION

The ADL5206 is a wide bandwidth, variable gain amplifier (VGA) with digital control (also known as a digital gain amplifier (DGA)) that provides precise gain control, high output third-order intercept (OIP3), and low noise figure over the entire gain range. The excellent OIP3 performance of 39.4 dBm (at 300MHz, 5 V supply, and maximum gain) makes the ADL5206 an excellent gain control device for a variety of receiver applications.

For wide input dynamic range applications, the ADL5206 provides a broad 2 dB to 32 dB gain range with a 1 dB step size. The gain is adjustable through multiple gain control and interface options: parallel, serial peripheral interface (SPI), or gain step-up and step-down controls.

The ADL5206 can be powered up independently by applying the appropriate logic level to the PWUP pin. The quiescent

current of the ADL5206 is typically 112 mA with a 5 V supply. When disabled, the ADL5206 consumes only 8 mA and offers excellent input to output isolation. The gain setting is preserved when the device is disabled.

Fabricated on the Analog Devices, Inc., high speed, silicon germanium (SiGe), bipolar complementary metal-oxide semiconductor (BiCMOS) process, the ADL5206 provides precise gain adjustment capabilities with good distortion performance. The ADL5206 amplifier comes i[n a compact,](#page-24-0) thermally enhanced, $4 \text{ mm} \times 4 \text{ mm}$, 20-lead LFCSP and operates over the temperature range of −40°C to +85°C.

Note that throughout this data sheet, multifunction pins, such as CS/GS1/D3, are referred to by the entire pin name or by a single function of the pin.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5206.pdf&product=ADL5206&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2020 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

9/2020-Revision 0: Initial Version

SPECIFICATIONS

T_A = 25°C, load impedance (Z_{LOAD}) = 100 Ω , maximum gain (gain code = 00000), frequency = 300 MHz, and 2 V p-p differential output, unless otherwise noted.

Table 1.

¹ The 3.3 V supply is low power mode, and the 5 V supply is high performance mode.

² When referring to a single function of a multifunction pin in the specifications table, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and Function Descriptions](#page-7-0) section.

 3 The maximum input swing of 6.2 V p-p is for the lowest gain setting of 2 dB. As the gain setting increases, the maximum input swing must be reduced correspondingly to maintain the same maximum output swing. The maximum output swing is based on P1dB.

TIMING SPECIFICATIONS

Table 2. SPI Timing Parameters

Timing Diagrams

Figure 2. SPI Register Timing, MSB First

ABSOLUTE MAXIMUM RATINGS

¹When referring to a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and](#page-7-0) [Function Descriptions](#page-7-0) section.

² The differential input voltage limit is significantly lower than the maximum input swing of 6.2 V p-p with a 5 V supply. The maximum input swing is for the lowest gain setting of 2 dB. As the gain setting increases, the maximum input swing must be reduced correspondingly to maintain the same maximum output swing. The maximum output swing is based on P1dB.

Stresses at or above those listed under absolute maximum ratings can cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

[Table 4](#page-6-4) shows the thermal resistance from the die to ambient (θ_{JA}), die to board (θ_{JB}), and die to lead (θ_{JC}).

Table 4. Thermal Resistance

JUNCTION TO BOARD THERMAL IMPEDANCE

The junction thermal, die to board, impedance (θ_{IB}) is the thermal impedance from the die to the leads of the ADL5206. The value given i[n Table 4 i](#page-6-4)s based on the standard PCB described in the JESD51-7 standard for thermal testing of surface-mount components. PCB size and complexity (number of layers) affect θ_{JB} , and more layers tend to reduce thermal impedance slightly.

If the PCB temperature (T_B) is known, use the junction to board thermal impedance to calculate the die temperature (also known as the junction temperature, T_J) to ensure that the die temperature does not exceed the specified limit of 135°C. For example, if the PCB temperature is 85°C, the die temperature is given by

 $T_I = T_B + (P_{DISS} \times \theta_{IB})$

The worst case P_{DISS} for the ADL5206 is 500 mW (5.0 V \times 110 mA, see [Table 3\)](#page-6-5). Therefore, T_I is

 $T_I = 85$ °C + (0.499 W \times 24.4°C/W) = 97.2°C

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration (Top View)

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description	
11	LATCH/SPI HP LP	The latch when the MODE0 and MODE1 pins are in parallel mode (LATCH). A logic low on this pin allows the gain to change, and a logic high on this pin prevents the gain change. In SPI mode, logic high selects high performance mode, and logic low selects low power mode (SPI_HP_LP).	
13	PWUP	Power-Up. PWUP remains the power-up pin function with any selection of the MODE0 and MODE1 pins. A logic high on this pin powers up, and a logic low on this pin powers down.	
14	VOUT-	Negative Analog Output.	
15	VOUT+	Positive Analog Output.	
16, 19	VPOS	Positive Power Supply, 5 V.	
17	$VIN +$	Positive Analog Input.	
18	$VIN-$	Negative Analog Input.	
20	DNC INTERIM	Do Not Connect. Tie DNC INTERIM to a resistor divider that is 25 k Ω to 5 V and 50 k Ω to ground or to a pull-up that is 50 k Ω to 3.3 V.	
	EP	Exposed Pad Ground. The exposed pad must be connected to a low impedance ground plane. This plane is the ground (0 V) reference for all voltages in Table 1.	

Table 6. Pin Function Overview for Various Modes

TYPICAL PERFORMANCE CHARACTERISTICS

Nominal V_{POS} = 5 V, T_A = 25°C, Z_{LOAD} = 100 Ω, maximum gain (gain code = 00000), 2 V p-p composite differential output for IMD3 and OIP3, 2 V p-p differential output for HD2 and HD3, and VCM = $V_{\text{POS}}/2$, unless otherwise noted.

Figure 6. Supply Current vs. Temperature, High Performance Mode

Figure 7. Supply Current vs. Temperature, Low Power Mode

Figure 8. Gain vs. Gain Code over Temperature at 500 MHz

Figure 9. Gain Step Error vs. Voltage Gain, 5 V High Performance Mode

Figure 10. OIP3 vs. Frequency over VPOS = 5 V at Four Voltage Gains, High Performance Mode

Figure 11. OIP3 vs. Frequency over VPOS = 5 V for Three Temperatures at Maximum Gain, High Performance Mode

268

Figure 12. OIP3 vs. Frequency over VPOS = 3.3 V and VPOS = 5 V at Four Voltage Gains, Low Power Mode

Figure 14. OIP3 vs. Frequency and VPOS Variance (5%) at Maximum Gain, High Performance Mode

Figure 15. OIP3 vs. Frequency and VPOS Variance (5%) at Maximum Gain, Low Power Mode

Figure 16. IMD3 vs. Frequency over VPOS = 5 V for Four Voltage Gains, High Performance Mode

Figure 17. IMD3 vs. Frequency over VPOS = 3.3 V and VPOS = 5 V for Four Voltage Gains, Low Power Mode

Figure 18. HD2 vs. Frequency over VPOS = 5 V for Four Voltage Gains, High Performance Mode

Figure 19. HD2 vs. Frequency over VPOS = 5 V for Three Temperatures at Maximum Gain, 2 V p-p, High Performance Mode

Figure 20. HD2 vs. Frequency over VPOS = 3.3 V and VPOS = 5 V for Four Voltage Gains at 2 V p-p, Low Power Mode

Figure 21. HD2 vs. Frequency over VPOS = 3.3 V and VPOS = 5 V for Three Temperatures at Maximum Gain, 2 V p-p, Low Power Mode

Figure 22. HD3 vs. Frequency over VPOS = 5 V for Four Voltage Gains at 2 V p-p, High Performance Mode

Figure 23. HD3 vs. Frequency over VPOS = 5 V for Three Temperatures at Maximum Gain, 2 V p-p, High Performance Mode

Figure 24. HD3 vs. Frequency over VPOS = 3.3 V and VPOS = 5 V for Four Voltage Gains at 2 V p-p, Low Power Mode

Figure 25. HD3 vs. Frequency over VPOS = 3.3 V and VPOS = 5 V for Three Temperatures at Maximum Gain, 2 V p-p, Low Power Mode

Figure 26. Noise Figure vs. Frequency over Voltage Gain Ranges, 5 V High Performance Mode

Figure 27. Noise Figure vs. Frequency over Voltage Gain Ranges, 5 V Low Power Mode

Figure 28. Noise Figure vs. Frequency over Voltage Gain Ranges, 3.3 V Low Power Mode

Figure 29. SDD11 vs. Frequency at Gain = 2 dB, 5 V High Performance Mode

Figure 30. SDD12 vs. Frequency at Gain = 2 dB, 5 V High Performance Mode

Figure 31. SDD21 vs. Frequency at Gain = 2 dB, 5 V High Performance Mode

Figure 32. SDD22 vs. Frequency at Gain = 2 dB, 5 V High Performance Mode

Figure 33. SDD11 vs. Frequency at Gain = 32 dB, 5 V High Performance Mode

Figure 34. SDD12 vs. Frequency at Gain = 32 dB, 5 V High Performance Mode

Figure 35. SDD21 vs. Frequency at Gain = 32 dB, 5 V High Performance Mode

Figure 36. SDD22 vs. Frequency at Gain = 32 dB, 5 V High Performance Mode

Figure 41. Disable Time Domain Response, 5 V High Performance Mode

Figure 42. Enable Time Domain Response, 3.3 V Low Power Mode

Figure 43. Disable Time Domain Response, 3.3 V Low Power Mode

3.3 V Low Power Mode

70 VOLTAGE GAIN = 2dB VOLTAGE GAIN = 32dB 60 50 40 CMRR (dB) 30 20 10 0 $\overline{}$ **VPOS = 3.3V, LOW POWER MODE VPOS = 5V, HIGH PERFORMANCE MODE –10** 24682-045 **10M 100M 1G 10G FREQUENCY (Hz)**

Figure 48. CMRR vs. Frequency at Voltage Gain = 2 dB and Voltage Gain = 32 dB, 5 V High Performance Mode and 3.3 V Low Power Mode

Figure 52. Group Delay vs. Frequency at Maximum Gain, 5 V Low Power Mode

3.3 V Low Power Mode, Maximum Gain Transition

Figure 54. Differential Input Reflection (SDD11) Magnitude and Phase vs. Frequency over Four Gain

Figure 55. Spurious-Free Dynamic Range (SFDR) vs. Voltage Gain Across Power Modes and Various Frequencies

THEORY OF OPERATION **BASIC STRUCTURE**

The ADL5206 is a differential, digitally controlled VGA, which is also known as a DGA. The DGA consists of a 100 Ω differential input, digitally controlled passive attenuator, followed by a digitally controlled gain amplifier. On-chip logic circuitry maps the gain codes such that all gain changes, from the maximum gain to minimum gain, are accomplished by only using the digitally controlled resistors in the feedback of the amplifier.

This technique does not require a digital step attenuator (DSA) on the input of the amplifier, thus providing SFDR increases as gain reduces. This topology also allows all 30 dB of gain reduction in the feedback with a total noise figure degradation of 7 dB only over the total 30 dB gain range at 700 MHz. The differential output impedance of the amplifier is 10 Ω .

CONTROL AND LOGIC CIRCUITRY

The ADL5206 features three different gain control interfaces: serial, parallel, or up and down control, which is determined by the combination of the MODE1 and MODE0 pins. For details on controlling the gain in each of these modes, see the [Digital](#page-21-0) [Interface Overview](#page-21-0) section. Typically, the gain step size is 1 dB. Larger step sizes can be programmed, as described in the [Digital](#page-21-0) [Interface Overview](#page-21-0) section. The amplifier has a maximum gain of 32 dB (Gain Code 00000) to a minimum gain of 2 dB (Gain Code 11110 to Gain Code 11111).

COMMON-MODE VOLTAGE

The ADL5206 is flexible in terms of input and output coupling. The ADL5206 can be ac-coupled or dc-coupled at the inputs and/or outputs within the specified output common-mode voltage reference range of 1.2 V to 1.8 V for the 3.3 V supply and 1.4 V to 2.7 V for the 5 V supply, depending on the supply voltage. If no external output common-mode voltage is applied, the input and output common-mode voltages are set internally to half of the supply voltage.

The output common-mode voltages of the ADL5206 are controlled by the voltages on the VCM pin. The VCM pin is connected internally through 5 kΩ resistors to the VPOS pin as well as to the exposed pad. As a result, the common-mode output voltage is preset internally to half of the supply voltage at VPOS. Alternatively, the VCM pin can be connected to the common-mode voltage reference output from an ADC, and thus the common-mode levels between the amplifier and the ADC can be matched without requiring any external components.

REGISTER SUMMARY AND DETAILS

Table 7. Register Summary

Register Address: 0x0, Reset: 0x18, Name: CTL

Table 8. Bit Descriptions for CTL

APPLICATIONS INFORMATION **BASIC CONNECTIONS**

[Figure](#page-20-2) 57 shows the basic connections for operating the ADL5206.

Apply a 3.3 V or 5 V voltage to the VPOS pins. Decouple the supply pins with at least one low inductance, surface-mount, 0.1 µF ceramic capacitor and place the capacitor as close to the device as possible.

The differential outputs (VOUT+ and VOUT−) have a dc common-mode voltage that is approximately half of the supply. Therefore, decouple these outputs using 0.1 µF capacitors to balance the load. The balanced differential inputs have the same dc common-mode voltage as the outputs. Note that the inputs

are decoupled using 0.1 µF capacitors as well. The digital pins (that is the mode control pins, the associated SPI and parallel gain control pins, the power mode, and the PWUP pin) operate at a 3.3 V voltage.

To enable the ADL5206, pull the PWUP pin high (2.0 V \leq $PWUP \leq 3.3 V$).

A logic low on the PWUP pin sets the ADL5206 to sleep mode, reducing the current consumption to approximately 7 mA. The VCOM pin is the output common-mode voltage, and the VCOM pin must be decoupled with a 0.1 µF capacitor for filtering noise.

17003-052

Figure 57. Basic Connections

DIGITAL INTERFACE OVERVIEW

The three digital control interface options for the ADL5206 DGA include the following:

- Parallel control interface
- Serial peripheral interface
- Gain step-up and step-down interface

The digital control interface selection is made via two digital pins, MODE1 and MODE0, as shown i[n Table 9.](#page-21-1)

The same physical pins are shared between three interfaces, resulting in as many as three different functions per digital pin (see [Table 5\)](#page-7-1).

Table 9. Digital Control Interface Selection Truth Table

MODE1	MODE0	Interface
		Parallel, high performance
		Serial
	0	Up and down
		Parallel, low power

Parallel Digital Interface

The parallel digital interface uses five gain control bits and a latch pin. The LATCH pin controls whether the input data latch is transparent (logic low) or latched (logic high). In transparent mode, the gain changes as the input gain control bits change. In latched mode, the gain is determined by the latched gain setting and is not changed by changing the input gain control bits.

SPI

The SPI uses three pins (SDIO, SCLK, and CS) in 3-wire SPI mode and four pins (SDI, SDO, SCLK, and CS) in 4-wire SPI mode. The SPI data register consists of eight bits: five gain control bits (D0 to D4), two attenuation step size address bits (FA0 and FA1), and one read/write bit (R/W), as shown in [Figure 58.](#page-21-2)

The SPI uses a bidirectional pin (SDIO) for writing to the SPI register and for reading from the SPI register in 3-wire SPI mode. Whereas in 4-wire SPI mode, SDI is dedicated to writing to the SPI register of the device, and SDO is dedicated to reading from the SPI register of the device. To write to the SPI register, pull the CS pin low and apply 8 clock pulses to shift the 8 bits into the corresponding SPI register, MSB first.

The SPI register read back operation is described in th[e SPI](#page-22-0) [Read](#page-22-0) section.

SPI fast attack mode is controlled by the FA pin. A logic high on the FA pin results in an attenuation selected by the FA1 and the FA0 bits in the SPI register.

Up and Down Interface

The up and down interface uses two digital pins to control the gain. When the UPDN_DAT pin is low, the gain is increased by a clock pulse on the UPDN_CLK pin (rising and falling edges). When the UPDN_DAT pin is high, the corresponding gain is decreased by a clock pulse on the UPDN_CLK pin. Reset is detected when the rising edge of UPDN_CLK latches one polarity on UPDN_DAT, and the falling edge latches the opposite polarity. Reset results in a minimum gain code of 11110.

Figure 59. Up and Down Gain Control Timing

The step size is selectable by the GS1 and GS0 pins. The default step size is 1 dB. The gain code count rails at the top and bottom of the control range.

Table 11. Step Size Control Truth Table

Twore II, Ovep Olde Common Trum Twore				
	GS1	GS0	Step Size (dB)	

Table 12. Gain Code vs. Voltage Gain

SPI READ

The sequence for writing and then reading back is shown in [Figure 60](#page-22-1) t[o Figure 62,](#page-22-2) showing the operation of the input and output functions of the SDIO pin.

ADC INTERFACING

A typical data acquisition system using the ADL5206 together with an antialiasing filter and an ADC is shown in [Figure 63.](#page-23-2) The main role of the filter after the amplifier is for attenuating the broadband noise and out of band harmonics generated by the amplifier. Component values for a 500 MHz acquisition bandwidth are listed in [Table 13.](#page-23-3) Without this filter, the out of band noise and distortion components alias back into the Nyquist band, resulting in a reduction of signal-to-noise ratio. The design of the filter preceding the ADL5206 amplifier is more specific to the system rejection requirements for the acquisition system.

Figure 63. ADC Interface (One of Two Channels Shown)

Table 13. Component Values for a 500 MHz Acquisition System

NOISE FIGURE vs. GAIN SETTING

Because of the architecture of the ADL5206, the noise figure does not degrade significantly for the first 10 dB of gain reduction from the maximum gain setting. The noise figure increases by 0.5 dB only during the first 10 dB of gain reduction. The noise figure changes by 7 dB over the 30 dB gain range.

Figure 64. Noise Figure vs. Gain

OUTLINE DIMENSIONS

ORDERING GUIDE

1 Z = RoHS-Compliant Part.

©2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D24682-9/20(0)

www.analog.com

Rev. 0 | Page 25 of 25