## **ON Semiconductor**

## Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# Intelligent Power Module (IPM) 600 V, 20 A



www.onsemi.com

#### Overview

This "Inverter Power IPM" is highly integrated device containing all High Voltage (HV) control from HV-DC to 3-phase outputs in a single SIP module (Single-In line Package). Output stage uses IGBT / FRD technology and implements Under Voltage Protection (UVP) and Over Current Protection (OCP) with a Fault Detection output flag. Internal Boost diodes are provided for high side gate boost drive.

#### **Function**

- Single control power supply due to Internal bootstrap circuit for high side pre-driver circuit
- All control input and status output are at low voltage levels directly compatible with microcontrollers
- Built-in dead time for shoot-thru protection
- Externally accessible embedded thermistor for substrate temperature measurement
- The level of the over-current protection current is adjustable with the external resistor, "RSD"

#### Certification

• UL1557 (File Number: E339285)

#### **Specifications**

#### Absolute Maximum Ratings at Tc = 25°C

Parameter	Symbol	Conditions		Ratings	Unit
Supply voltage	VCC	V+ to V-, surge < 500 V	V+ to V-, surge < 500 V *1		
Collector-emitter voltage	VCE	V+ to U, V, W or U, V, W to V-		600	V
Outrout sumant	la .	V+, V-, U, V, W terminal current		±20	Α
Output current	lo	V+, V-, U, V, W terminal current at Tc = 100°C		±10	Α
Output peak current	lop	V+, V-, U, V, W terminal current for a Pulse width of 1	ms.	±40	Α
Pre-driver voltage	VD1, 2, 3, 4	VB1 to U, VB2 to V, VB3 to W, V <sub>DD</sub> to V <sub>SS</sub>	*2	20	V
Input signal voltage	VIN	HIN1, 2, 3, LIN1, 2, 3		–0.3 to V <sub>DD</sub>	V
FAULT terminal voltage	VFAULT	FAULT terminal		–0.3 to V <sub>DD</sub>	V
Maximum power dissipation	Pd	IGBT per channel		39	W
Junction temperature	Tj	IGBT, FRD		150	°C
Storage temperature	Tstg			-40 to +125	°C
Operating case temperature	Тс	IPM case temperature		-40 to +100	°C
Tightening torque		Case mounting screws	*3	1.0	Nm
Withstand voltage	Vis	50 Hz sine wave AC 1 minute	*4	2000	VRMS

Reference voltage is "VSS" terminal voltage unless otherwise specified.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 15 of this data sheet.

<sup>\*1:</sup> Surge voltage developed by the switching operation due to the wiring inductance between + and U-(V-, W-) terminal.

<sup>\*2:</sup> Terminal voltage: VD1 = VB1 to U, VD2 = VB2 to V, VD3 = VB3 to W, VD4 = VDD to VSS

<sup>\*3:</sup> Flatness of the heat-sink should be 0.15 mm and below.

<sup>\*4:</sup> Test conditions: AC 2500 V, 1 second.

## **Electrical Characteristics** at Tc = 25°C, VD1, VD2, VD3, VD4 = 15 V

Davamatas	Cumah al	0		Test		Ratings		Unit
Parameter	Symbol	Cor	nditions	circuit	min	typ	max	Unit
Power output section								
Collector-emitter cut-off current	ICE	V <sub>CE</sub> = 600 V		Fig.1	-	-	0.1	mA
Bootstrap diode reverse current	IR(BD)	VR(BD)		rig. i	-	-	0.1	mA
		lo = 20 A	Upper side		-	1.9	2.7	
Collector to emitter saturation	\/o=(\$AT\	Tj = 25°C	Lower side *1	Fig 2	-	2.3	3.1	- v
voltage	V <sub>CE</sub> (SAT)	lo = 10 A	Upper side	Fig.2	-	1.6	-	v
		Tj = 100°C	Lower side *1		-	1.8	-	
		Io = 20 A	Upper side		-	2.1	2.8	
Diada fanuard valla sa		Tj = 25°C	Lower side *1	F: 0	-	2.5	3.2	V
Diode forward voltage	V <sub>F</sub>	Io = 10 A	Upper side	Fig.3	-	1.6	-	\ \
		Tj = 100°C Lower side *1			-	1.8	-	1
Junction to case	θј-с(Т)	IGBT			-	-	3.2	2011
thermal resistance	θj-c(D)	FRD			-	-	5	°C/W
Control (Pre-driver) section	•				•	•	•	
Due deite au access die eine die e	ID	VD1, 2, 3 = 15 V		Fig.4	-	0.08	0.4	
Pre-driver power dissipation	ID	VD4 = 15 V		Fig.4	-	1.6	4	mA
High level Input voltage	Vin H				2.5	-	-	V
Low level Input voltage	Vin L	HIN1, HIN2, F	·		-	-	0.8	V
Input threshold voltage hysteresis*1	Vinth(hys)	LIN1, LIN2, LI	IN3 to V <sub>SS</sub>		0.5	0.8	-	V
Logic 1 input leakage current	I <sub>IN+</sub>	VIN = +3.3 V			-	100	143	μА
Logic 0 input leakage current	I <sub>IN-</sub>	VIN = 0 V			-	-	2	μА
FAULT terminal input electric current	IoSD	FAULT : ON /	VFAULT = 0.1 V		-	2	-	mA
FAULT clear time	FLTCLR	Fault output la	atch time.		18	-	80	ms
V <sub>CC</sub> and VS undervoltage positive going threshold.	V <sub>CCUV+</sub> V <sub>SUV+</sub>				10.5	11.1	11.7	V
V <sub>CC</sub> and VS undervoltage negative going threshold.	V <sub>CCUV-</sub> V <sub>SUV-</sub>				10.3	10.9	11.5	V
V <sub>CC</sub> and VS undervoltage hysteresis	V <sub>CCUVH</sub> V <sub>SUVH-</sub>				0.14	0.2	-	Α
Over current protection level	ISD	PW = 100 μs,	RSD = 0 Ω	Fig.5	32.7	-	41.5	Α
Output level for current monitor	ISO	Io = 20 A			0.37	0.40	0.43	V
Thermistor for substrate temperature	Rt	Thermistor Reat 25°C (Vth)	esistance		90	100	110	kΩ

Reference voltage is "VSS" terminal voltage unless otherwise specified.

 $<sup>^{\</sup>star}1$  : The lower side's  $V_{\mbox{\footnotesize{CE}}}(\mbox{SAT})$  and VF include a loss by the shunt resistance

Development	Curah al	Conditions	Test		Ratings		Limit
Parameter	Symbol	Conditions	circuit	min	typ	max	Unit
Switching Character							
Cwitching time	tON	Io = 20 A		0.3	0.4	1.1	
Switching time	tOFF	Inductive load		-	0.7	1.4	μS
Turn-on switching loss	Eon	Ic = 10 A, V <sup>+</sup> = 300 V,		-	295	-	μJ
Turn-off switching loss	Eoff	V <sub>DD</sub> = 15 V, L = 3.9mH	F: 0	-	230	-	μJ
Total switching loss	Etot	Tc = 25°C	Fig.6	-	525	-	μJ
Turn-on switching loss	Eon	Ic = 10 A, V <sup>+</sup> = 300 V,		-	365	-	μJ
Turn-off switching loss	Eoff	V <sub>DD</sub> = 15 V, L = 3.9 mH		-	290	-	μJ
Total switching loss	Etot	Tc = 100°C		-	655	-	μJ
Diode reverse recovery energy	Erec	$I_F = 10 \text{ A}, \text{ V}^+ = 400 \text{ V}, \text{ V}_{DD} = 15 \text{ V},$		-	13	-	μJ
Diode reverse recovery time	Trr	L = 3.9 mH, Tc = 100°C		-	57	-	ns
Reverse bias safe operating area	RBSOA	Io = 40 A, V <sub>CE</sub> = 450 V			Full square	e	
Short circuit safe operating area	SCSOA	V <sub>CE</sub> = 400 V, Tc = 100°C		4	-	-	μS
Allowable offset voltage slew rate	dv/dt	Between U, V, W to U-, V-, W-		<b>-50</b>	-	50	V/ns

Reference voltage is " $V_{SS}$ " terminal voltage unless otherwise specified.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### Notes:

1. When the internal protection circuit operates, a Fault signal is turned ON (When the Fault terminal is low level, Fault signal is ON state: output form is open DRAIN) but the Fault signal does not latch. After protection operation ends, it returns automatically within about 18 ms to 80 ms and resumes operation beginning condition. So, after Fault signal detection, set all input signals to OFF (Low) at once. However, the operation of pre-drive power supply low voltage protection (UVLO: with hysteresis about 0.2 V) is as follows.

#### Upper side:

The gate is turned off and will return to regular operation when recovering to the normal voltage, but the latch will continue till the input signal will turn 'low'.

#### Lower side :


The gate is turned off and will automatically reset when recovering to normal voltage. It does not depend on input signal voltage.

- 2. When assembling the IPM on the heat sink with M3 type screw, tightening torque range is 0.6 Nm to 0.9 Nm.
- 3. The pre-drive low voltage protection is the feature to protect devices when the pre-driver supply voltage falls due to an operating malfunction.

## **Module Pin-Out Description**

Pin No.	Name	Description
1	VB3	High Side Floating Supply Voltage 3
2	W, VS3	Output 3 - High Side Floating Supply Offset Voltage
3	_	Without Pin
4	_	Without Pin
5	VB2	High Side Floating Supply voltage 2
6	V,VS2	Output 2 - High Side Floating Supply Offset Voltage
7	_	Without Pin
8	_	Without Pin
9	VB1	High Side Floating Supply voltage 1
10	U,VS1	Output 1 - High Side Floating Supply Offset Voltage
11	_	Without Pin
12	_	none
13	V+	Positive Bus Input Voltage
14	NA	none
15	NA	none
16	V-	Negative Bus Input Voltage
17	HIN1	Logic Input High Side Gate Driver - Phase 1
18	HIN2	Logic Input High Side Gate Driver - Phase V
19	HIN3	Logic Input High Side Gate Driver - Phase W
20	LIN1	Logic Input Low Side Gate Driver - Phase U
21	LIN2	Logic Input Low Side Gate Driver - Phase V
22	LIN3	Logic Input Low Side Gate Driver - Phase W
23	FLTEN	Enable input / Fault output
24	ISO	Current monitor output
25	VDD	+15 V Main Supply
26	VSS	Negative Main Supply
27	ISD	Over current detection and setting
28	RCIN	Fault clear time setting output
29	TH	Thermistor output

## **Equivalent Block Diagram**




#### **Test Circuit**

(The tested phase: U+ shows the upper side of the U phase and U- shows the lower side of the U phase.)

## ■ ICE / IR(BD)


	U+	V+	W+	U-	V-	W-
М	13	13	13	10	6	2
N	10	6	2	16	16	16

	U(BD)	V(BD)	W(BD)
М	9	5	1
N	26	26	26



## ■ VCE(SAT) (Test by pulse)

	U+	V+	W+	U-	V-	W-
М	13	13	13	10	6	2
N	10	6	2	16	16	16
m	17	18	19	20	21	22



## ■ V<sub>F</sub> (Test by pulse)

	U+	V+	W+	U-	V-	W-
М	13	13	13	10	6	2
N	10	6	2	16	16	16




Fig. 3

## ■ ID

	VD1	VD2	VD3	VD4
М	9	5	1	25
N	10	6	2	26






Fig. 4











Fig. 5

■ Switching time (The circuit is a representative example of the lower side U phase.)

Input signal (0 to 5 V)

lo






Fig. 6

#### **Logic Timing Chart**





Fig. 7

#### <u>Notes</u>

- \*1: Diagram shows the prevention of shoot-through via control logic. More dead time to account for switching delay needs to be added externally.
- \*2: When V<sub>DD</sub> decreases all gate output signals will go low and cut off all of 6 IGBT outputs. part. When V<sub>DD</sub> rises the operation will resume immediately.
- \*3: When the upper side gate voltage at VB1, VB2 and VB3 drops only, the corresponding upper side output is turned off. The outputs return to normal operation immediately after the upper side gat voltage rises.
- \*4: In case of over current detection, all IGBT's are turned off and the FAULT output is asserted. Normal operation resumes in 18 to 80 ms after the over current condition is removed.

## Logic level table



FLTEN	Itrip	HIN1,2,3	LIN1,2,3	U,V,W
1	0	1	0	Vbus
1	0	0	1	0
1	0	0	0	Off
1	0	1	1	Off
1	1	Х	Х	Off
0	Х	Х	Х	Off

## **Sample Application Circuit**




Fig. 9

#### Recommended Operating Conditions at Tc = 25°C

lka na	Coursels al	Conditions			Ratings		Unit
Item	Symbol	Conditions		min	typ	max	Unit
Supply voltage	V <sub>C</sub> C	+ to U-(V-,W-)		0	280	450	V
Pre-driver	VD1,2,3	VB1 to U, VB2 to V, VB3 to W		12.5	15	17.5	.,
supply voltage	VD4	V <sub>DD</sub> to V <sub>SS</sub>	*1	13.5	15	16.5	V
ON-state input voltage	VIN(ON)	HIN1, HIN2, HIN3,		3.0	-	5.0	.,
OFF-state input voltage	VIN(OFF)	LIN1, LIN2, LIN3		0	-	0.3	V
PWM frequency	fPWM			1	-	20	kHz
Dead time	DT	Turn-off to turn-on		2	-	-	μS
Allowable input pulse width	PWIN	ON and OFF		1	-	-	μS
Tightening torque		'M3' type screw		0.6	-	0.9	Nm

<sup>\*1 :</sup> Pre-drive power supply (VD4 = 15 ±1.5 V) must be have the capacity of Io = 20 mA (DC), 0.5 A (Peak).

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **Usage Precautions**

- 1. This IPM includes bootstrap diode and resistors. Therefore, by adding a capacitor "CB", a high side drive voltage is generated; each phase requires an individual bootstrap capacitor. The recommended value of CB is in the range of 1 to 47 μF, however this value needs to be verified prior to production. If selecting the capacitance more than 47μF (±20%), connect a resistor (about 20 Ω) in series between each 3-phase upper side power supply terminals (VB1, 2, 3) and each bootstrap capacitor. When not using the bootstrap circuit, each upper side pre-drive power supply requires an external independent power supply.
- 2. It is essential that wirning length between terminals in the snubber circuit be kept as short as possible to reduce the effect of surge voltages. Recommended value of "CS" is in the range of 0.1 to 10 μF.
- 3. "ISO" (pin 24) is terminal for current monitor. When the pull-down resistor is used, please select it more than 5.6 k $\Omega$
- 4. "FAULT" (pin 23) is open DRAIN output terminal (Active Low). Pull up resistor is recommended more than 5.6 kΩ.
- Inside the IPM, a thermistor used as the temperature monitor for internal subatrate is connected between V<sub>SS</sub> terminal and TH
  terminal, therefore, an external pull up resistor connected between the TH terminal and an external power supply should be used.
  The temperature monitor example application is as follows, please refer the Fig.10, and Fig.11 below.
- 6. Pull down resistor of 33 kΩ is provided internally at the signal input terminals. An external resistor of 2.2 k to 3.3 kΩ should be added to reduce the influence of external wiring noise.
- The over-current protection feature is not intended to protect in exceptional fault condition. An external fuse is recommended for safety.
- 8. When "-" and "V<sub>SS</sub>" terminal are short-circuited on the outside, level that over-current protection (ISD) might be changed from designed value as IPM. Please check it in your set ("N" terminal and "V<sub>SS</sub>" terminal are connected in IPM).
- 9. The over-current protection function operates normally when an external resistor RSD is connected between ISD and V<sub>SS</sub> terminals. Be sure to connect this resistor. The level of the overcurrent protection can be changed according to the RSD value.
- 10. When input pulse width is less than 1.0 µs, an output may not react to the pulse. (Both ON signal and OFF signal)

This data shows the example of the application circuit, does not guarantee a design as the mass production set.

#### The characteristic of thermistor

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Resistance	R <sub>25</sub>	Tc = 25°C	97	100	103	kΩ
Resistance	R <sub>100</sub>	Tc = 100°C	4.93	5.38	5.88	kΩ
B-Constant (25 to 50°C)	В		4165	4250	4335	k
Temperature Range			-40	-	+125	°C




Fig. 10




Fig. 11

## The characteristic of PWM switching frequency

Maximum sinusoidal phase current as function of switching frequency ( $V_{BUS} = 400 \text{ V}$ ,  $T_{C} = 100^{\circ}\text{C}$ )




Fig.12

## **Switching waveform**

IGBT Turn-on. Typical turn-on waveform @Tc = 100°C, VBUS = 400 V




Fig. 13

IGBT Turn-off. Typical turn-off waveform @Tc =  $100^{\circ}$ C,  $V_{BUS}$  = 400 V




Fig. 14

#### CB capacitor value calculation for bootstrap circuit

#### **Calculate condition**

Item	Symbol	Value	Unit
Upper side power supply	VBS	15	V
Total gate charge of output power IGBT at 15 V	Qg	153	nC
Upper side power supply low voltage protection	UVLO	12	V
Upper side power dissipation	IDmax	400	μΑ
ON time required for CB voltage to fall from 15 V to UVLO	Ton-max	-	s

#### Capacitance calculation formula

CB must not be discharged below to the upper limit of the UVLO - the maximum allowable on-time (Ton-max) of the upper side is calculated as follows:

$$VBS \times CB - Qg - IDmax \times Ton-max = UVLO \times CB$$

$$CB = (Qg + IDmax * Ton-max) / (VBS - UVLO)$$

The relationship between Ton-max and CB becomes as follows. CB is recommended to be approximately 3 times the value calculated above. The recommended value of CB is in the range of 1 to 47  $\mu$ F, however, the value needs to be verified prior to production.

#### Tonmax-Cb characteristic





Fig. 15

## **Package Dimensions**


unit: mm


## **SIP29 56x21.8** CASE 127BW

ISSUE O



missing pin: 3, 4, 7, 8, 11, 12, 14, 15





#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
STK551U3A2A-E	SIP29 56x21.8 (Pb-Free)	8 / Tube

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer