

# GbE/SONET/SDH/PDH Network Interface Synchronizer

Short Form Data Sheet

July 2009

#### **Features**

- Provides synchronous clocks for network interface cards that support synchronous Ethernet (SyncE) in addition to telecom interfaces (e.g. T1/E1, DS3/E3, etc)
- Two independant DPLLs provides timing for the transmit path (backplane to line rate) and the receive path (recovered line rate to backplane)
- Supports the requirements of ITU-T G.8262 for Synchronous Ethernet equipment slave clocks (EEC option 1 and 2) when combined with a system synchronizer such as the ZL30116, ZL30121, ZL30130, ZL30138
- Supports the requirements of Telcordia GR-253 SONET clocks and ITU-T G.813 SDH equipment slave clocks (SEC)
- Synchronizes to any standard telecom system reference with a multiple of 8 kHz up to 77.76 MHz or to Ethernet clock rates including 25 MHz, 50 MHz, 62.5 MHz, and 125 MHz
- Low jitter APLL generates either Ethernet clock rates (25 MHz, 50 MHz, 62.5 MHz, and 125 MHz) or SONET/SDH (6.48 MHz, 19.44 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz) clock rates
- Programmable output synthesizers (P0, P1) generate clock frequencies with any multiple of 8 kHz up to 100 MHz

#### **Ordering Information**


ZL30321GGG 100 Pin CABGA Trays ZL30321GGG2 100 Pin CABGA\* Trays \*Pb Free Tin/Silver/Copper in sampling phase

-40°C to +85°C

- Supports automatic hitless reference switching and short term holdover during loss of reference inputs
- DPLLs can be configured to provide synchronous or asynchronous clock outputs
- Generates several styles of output frame pulses with selectable pulse width, polarity, and frequency
- Flexible input reference monitoring automatically disqualifies references based on frequency and phase irregularities

## **Applications**

- Carrier Grade Ethernet/SONET/SDH/PDH Network Interface Cards
- GPON ONT/ONU
- T1/E1 line cards
- DS3/E3 line cards



# Pin Description

100BGA Pin #	Name	I/O Type	Description	
Input Ref	erence	1		
C1 B2 A3 C3 B3 B4 C4 A4	ref0 ref1 ref2 ref3 ref4 ref5 ref6 ref7	l <sub>u</sub>	Input References 7:0 (LVCMOS, Schmitt Trigger). These input reference are available to both DPLL1 and DPLL2 for synchronizing output clocks. A eight input references can lock to any multiple of 8 kHz up to 77.76 Mincluding 25 MHz and 50 MHz. Input ref0 and ref1 have addition configurable pre-dividers allowing input frequencies such as 62.5 MH 125 MHz. These pins are internally pulled up to V <sub>dd</sub> .	
B1 A1 A2	sync0 sync1 sync2	l <sub>u</sub>	Frame Pulse Synchronization References 2:0 (LVCMOS, Schmitt Trigger). These are optional frame pulse synchronization inputs associated with input references 0, 1 and 2. These inputs accept frame pulses in a clock format (50% duty cycle) or a basic frame pulse format with minimum pulse width of 5 ns. These pins are internally pulled up to $V_{\rm dd}$ .	
Output C	locks and Fram	e Pulses		
D10	apll_clk0	0	<b>APLL Output Clock 0 (LVCMOS).</b> Output clock 0 of the APLL. The APLL can be configured to provide either SONET/SDH or Ethernet clock rates. The default frequency for this output is 77.76 MHz.	
G10	apll_clk1	0	<b>APLL Output Clock 1 (LVCMOS).</b> Output clock 1 of the APLL. The APLL can be configured to provide either SONET/SDH or Ethernet clock rates. The default frequency for this output is 19.44 MHz.	
K9	p0_clk0	0	Programmable Synthesizer 0 - Output Clock 0 (LVCMOS). This output call be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz, in addition to 2 kHz. The default frequency for this output in 65.536 MHz.	
K7	p0_clk1	0	<b>Programmable Synthesizer 0 - Output Clock 1 (LVCMOS).</b> This is a programmable clock output configurable as a multiple or division of the p0_clk0 frequency within the range of 2 kHz to 100 MHz. The default frequency for this output is 32.768 MHz.	
K8	p0_fp0	0	<b>Programmable Synthesizer 0 - Output Frame Pulse 0 (LVCMOS).</b> This output can be configured to provide virtually any style of output frame pulse associated with the p0 clocks. The default frequency for this frame pulse output is 8 kHz.	
J7	p0_fp1	0	<b>Programmable Synthesizer 0 - Output Frame Pulse 1 (LVCMOS).</b> This output can be configured to provide virtually any style of output frame pulse associated with the p0 clocks. The default frequency for this frame pulse output is 8 kHz	
J10	p1_clk0	0	Programmable Synthesizer 1 - Output Clock 0 (LVCMOS). This output can be configured to provide any frequency with a multiple of 8 kHz up to 100 MHz in addition to 2 kHz. The default frequency for this output is 34.368 MHz.	
K10	p1_clk1	0	<b>Programmable Synthesizer1 - Output Clock 1 (LVCMOS).</b> This is a programmable clock output configurable as a multiple or division of the p1_clk0 frequency within the range of 2 kHz to 100 MHz. The default frequency for this output is 68.736 MHz.	

100BGA Pin #	Name	I/O Type	Description	
E1	ref_out	0	<b>DPLL2 Selected Output Reference (LVCMOS).</b> This is a buffered copy of the output of the reference selector for DPLL2. Switching between input reference clocks at this output is not hitless.	
Control				
H5	rst_b	I	Reset (LVCMOS, Schmitt Trigger). A logic low at this input resets the device. To ensure proper operation, the device must be reset after power-up. Reset should be asserted for a minimum of 300 ns.	
J5	hs_en	l <sub>u</sub>	DPLL1 Hitless Switching Enable (LVCMOS, Schmitt Trigger). A logic hat this input enables hitless reference switching. A logic low disables hitle reference switching and re-aligns DPLL1's output phase to the phase of selected reference input. This feature can also be controlled through softwaregisters. This pin is internally pulled up to Vdd.	
C2 D2	mod0 mod1	I <sub>u</sub>	<b>DPLL1 Mode Select 1:0 (LVCMOS, Schmitt Trigger).</b> During reset, the levels on these pins determine the default mode of operation for DPLL1 (Automatic, Normal, Holdover or Freerun). After reset, the mode of operation can be controlled directly with these pins, or by accessing the dpll1_modesel register (0x1F) through the serial interface. This pin is internally pulled up to Vdd.	
Status		•		
H1	lock	0	<b>Lock Indicator (LVCMOS).</b> This is the lock indicator pin for DPLL1. T output goes high when DPLL1's output is frequency and phase locked to t input reference.	
J1	hold	0	<b>Holdover Indicator (LVCMOS).</b> This pin goes high when DPLL1 enters th holdover mode.	
Serial Inte	erface			
E2	sck_scl	I/B	Clock for Serial Interface (LVCMOS). Serial interface clock. When i2c_en = 0, this pin acts as the sck pin for the serial interface. When i2c_en = 1, this pin acts as the scl pin (bidirectional) for the I <sup>2</sup> C interface.	
F1	si_sda	I/B	<b>Serial Interface Input (LVCMOS).</b> Serial interface data pin. When i2c_en = 0, this pin acts as the si pin for the serial interface. When i2c_en = 1, this pin acts as the sda pin (bidirectional) for the I <sup>2</sup> C interface.	
G1	SO SO	0	Serial Interface Output (LVCMOS). Serial interface data output. When i2c_en = 0, this pin acts as the so pin for the serial interface. When i2c_en = 1, this pin is unused and should be left unconnected.	
E3	cs_b_asel0	I <sub>u</sub>	Chip Select for SPI/Address Select 0 for $I^2C$ (LVCMOS). When $i2c\_en = 0$ , this pin acts as the chip select pin (active low) for the serial interface. When $i2c\_en = 1$ , this pin acts as the asel0 pin for the $I^2C$ interface.	
F3	asel1	I <sub>u</sub>	Address Select 1 for I <sup>2</sup> C (LVCMOS). When i2c_en = 1, this pin acts as the asel1 pin for the I <sup>2</sup> C interface. Internally pulled up to Vdd. Leave open when not in use.	
F2	asel2	l <sub>u</sub>	Address Select 2 for I <sup>2</sup> C (LVCMOS). When i2c_en = 1, this pin acts as the asel2 pin for the I <sup>2</sup> C interface. Internally pulled up to Vdd. Leave open when not in use.	

100BGA Pin #	Name	I/O Type	Description
G2	int_b	0	Interrupt Pin (LVCMOS). Indicates a change of device status prompting the processor to read the enabled interrupt service registers (ISR). This pin is an open drain, active low and requires an external pulled-up to Vdd.
J2	i2c_en	I <sub>u</sub>	I <sup>2</sup> C Interface Enable (LVCMOS). If set high, the I <sup>2</sup> C interface is enabled, if set low, the SPI interface is enabled. Internally pull-up to Vdd.
APLL Lo	op Filter		
A6	apll_filter	Α	External Analog PLL Loop Filter terminal.
В6	filter_ref0	Α	Analog PLL External Loop Filter Reference.
C6	filter_ref1	Α	Analog PLL External Loop Filter Reference.
JTAG and	d Test		
J4	tdo	0	<b>Test Serial Data Out (Output).</b> JTAG serial data is output on this pin on the falling edge of tck. This pin is held in high impedance state when JTAG scan is not enabled.
K2	tdi	l <sub>u</sub>	<b>Test Serial Data In (Input).</b> JTAG serial test instructions and data are shifted in on this pin. This pin is internally pulled up to Vdd. If this pin is not used then it should be left unconnected.
H4	trst_b	I <sub>u</sub>	<b>Test Reset (LVCMOS).</b> Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low on power-up to ensure that the device is in the normal functional state. This pin is internally pulled up to Vdd. If this pin is not used then it should be connected to GND.
K3	tck	I	<b>Test Clock (LVCMOS):</b> Provides the clock to the JTAG test logic. If this pin is not used then it should be pulled down to GND.
J3	tms	Iu	<b>Test Mode Select (LVCMOS).</b> JTAG signal that controls the state transitions of the TAP controller. This pin is internally pulled up to $V_{DD}$ . If this pin is not used then it should be left unconnected.
Master C	lock		
K4	osci	I	Oscillator Master Clock Input (LVCMOS). This input accepts a 20 MHz reference from a clock oscillator (TCXO, OCXO). The stability and accuracy of the clock at this input determines the free-run accuracy and the long term holdover stability of the output clocks.
K5	osco	0	Oscillator Master Clock Output (LVCMOS). This pin must be left unconnected when the osci pin is connected to a clock oscillator.
Miscellar	neous	l.	·
J6	IC		Internal Connection. Connect to ground.
C5 B5 K6 H10 E10 F10	IC		Internal Connection. Leave unconnected.

100BGA Pin #	Name	I/O Type	Description	
D3 K1 H7 G3 D1 A9 B10 A10	NC		No Connection. Leave unconnected.	
Power ar	nd Ground			
D9 E4 G8 G9 J8 J9 H6 H8	V <sub>DD</sub>	P P P P P P	Positive Supply Voltage. +3.3V <sub>DC</sub> nominal.	
E8 F4	$V_{CORE}$	P P	Positive Supply Voltage. +1.8V <sub>DC</sub> nominal.	
A5 A8 C10	$AV_DD$	P P P	Positive Analog Supply Voltage. +3.3V <sub>DC</sub> nominal.	
B7 B8 H2	AV <sub>CORE</sub>	P P P	Positive Analog Supply Voltage. +1.8V <sub>DC</sub> nominal.	
D4 D5 D6 D7 E5 E6 E7 F5 F6 F7 G4 G5 G6 G7 E9 F8 F9 H9	V <sub>SS</sub>	G G G G G G G G G G G G G	Ground. 0 Volts.	

100BGA Pin #	Name	I/O Type	Description
A7 C7 C8 C9 D8 H3	AV <sub>SS</sub>		Analog Ground. 0 Volts.

- l Input
- I<sub>d</sub> Input, Internally pulled down
- I<sub>u</sub> Input, Internally pulled up
- O Output
- A Analog
- P Power
- G Ground

# 1.0 Pin Diagram

**TOP VIEW** 

1	1	2	3	4	5	6	7	8	9	10
А	Sync1	sync2	ref2	ref7	$\bigcirc$ AV <sub>DD</sub>	apll_filter	O AV <sub>SS</sub>	$\bigcirc$ AV <sub>DD</sub>	NC	O NC
В	sync0	ref1	ref4	ref5	IC	filter_ref0	AV <sub>CORE</sub>	AV <sub>CORE</sub>	NC	O NC
С	ref0	mod0	ref3	ref6	IC	filter_ref1	$\bigcap_{AV_{SS}}$	$\bigcap_{AV_{SS}}$	$\bigcap_{AV_{SS}}$	AV <sub>DD</sub>
D	NC	mod1	NC	$\bigvee_{V_{SS}}$	$\bigcup_{V_{SS}}$	O V <sub>SS</sub>	$\bigcup_{V_{SS}}$	$\bigcirc$ AV $_{\rm SS}$	$\bigvee_{V_{DD}}$	apll_clk0
E	ref_out	sck/ scl	cs_b/ asel0	VDD	$\bigcup_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	V <sub>CORE</sub>	$\bigvee_{V_{SS}}$	IC
F	si/ sdh	asel2	asel1	V <sub>CORE</sub>	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	IC
G	so	int_b	NC NC	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{SS}}$	$\bigvee_{V_{DD}}$	$\bigvee_{V_{DD}}$	apll_clk1
Н	lock	AV <sub>CORE</sub>	$\bigcup_{AV_{SS}}$	trst_b	rst_b	$\bigvee_{V_{DD}}$	NC	$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$	IC
J	hold	i2c_en	tms	tdo	hs_en	IC	 p0_fp1	$\bigvee_{V_{DD}}$	$\bigvee_{V_{DD}}$	p1_clk0
К	NC	tdi	tck	osci	osco	IC	p0_clk1	 p0_fp0	p0_clk0	p1_clk1

 $\wedge$ 

<sup>-</sup> A1 corner is identified with a dot.

### 2.0 Overview

The ZL30321 SONET/SDH/GbE Mulit-Rate Line Card Synchronizer is a highly integrated device that provides timing for network interface cards. It incorporates two independent DPLLs, each capable of locking to one of eight input references and provides a wide variety of synchronized output clocks and frame pulses.

This device is ideally suited for designs that require both a transmit timing path (backplane to PHY) and a receive timing path (PHY to backplane). Each path is controlled with separate DPLLs (DPLL1, DPLL1) which are both independently configurable through the serial interface (SPI or I<sup>2</sup>C). A typical application of the ZL30321 is shown in Figure 2. In this application, the ZL30321 translates the 19.44 MHz clock from the telecom rate backplane (system timing bus), translates the frequency to 125 MHz for the PHY Tx clock, and filters the jitter to ensure compliance with the related standards. A programmable synthesizer (P0) provides optional synchronous PDH clocks with multiples of 8 kHz for generating PDH interface clocks. On the receive path, DPLL2 and the P1 synthesizer translate the line recovered clock (8 kHz or 1.544 MHz) from the PHY to the 19.44 MHz telecom backplane (line recovered timing) for the central timing cards. The ZL30321 allows easy integration of Ethernet line rates with today's telecom backplanes.





Figure 2 - Typical Application of the ZL30321



000000000

<del>|</del>|

(0.90)

an an an	MILLIMETER				
SYMBOL	MIN	NOM	MAX		
Α	1.52	1.62	1.72		
A1	0.31	0.36	0.41		
A2	0.65	0.70	0.75		
b	0.46 Typ.				
D	8.85	9.00	9.15		
Е	8.85	9.00	9.15		
е	0.8 Ref				
n	100				

PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

DIMENSION 6 IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.

- 4. THE MAXIMUM ALLOWABLE NUMBER OF SOLDER BALLS IS 100.
- Not to Scale.
- 2. THE BASIC SOLDER BALL GRID PITCH IS 0.8mm.
- 1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994.

NOTES: UNLESS OTHERWISE SPECIFIED

© Zarlink Semiconductor 2006 All rights reserved.				
ISSUE	1	2	3	
ACN	CDCA	CDCA	CDCA	
DATE	15April05	24Aug05	260ct06	
APPRD.				

(0.90)



J

Package Code GG		
Package Outline for 100ball 9x9mm, 0.8 mm		
Pitch, 4 layer, CABGA		
111040		



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I2C components conveys a license under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc.

TECHNICAL DOCUMENTATION - NOT FOR RESALE