

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



512-Kbit (32 K × 16) Static RAM

Features

■ Temperature range
□ Automotive: -40 °C to 125 °C

■ High speed
□ t_{AA} = 15 ns

■ Optimized voltage range: 2.5 V to 2.7 V

■ Automatic power down when deselected

■ Independent control of upper and lower bits

■ CMOS for optimum speed and power

■ Package offered: 44-pin TSOP II

Functional Description

The CY7C1020CV26 is a high performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking chip enable (\overline{CE}) and write enable (\overline{WE}) inputs LOW. If byte low enable (\overline{BLE}) is LOW, then data from I/O pins $(I/O_1$ through $I/O_8)$, is written into the location specified on the address pins $(A_0$ through $A_{14})$. If byte high enable (\overline{BHE}) is LOW, then data from I/O pins $(I/O_9$ through $I/O_{16})$ is written into the location specified on the address pins $(A_0$ through $A_{14})$.


Reading from the device is accomplished by taking chip enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the write enable ($\overline{\text{WE}}$) HIGH. If byte low enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appears on I/O₁ to I/O₈. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₉ to I/O₁₆. See the Truth Table on page 11 for a complete description of read and write modes.

The input/output pins (I/O $_1$ through I/O $_{16}$) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the \overline{BHE} and \overline{BLE} are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1020CV26 is available in a standard 44-pin TSOP Type II.

For a complete list of related documentation, click here.

Logic Block Diagram





Contents


Pin Configuration	3
Selection Guide	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
AC Test Loads and Waveforms	
AC Switching Characteristics	6
Switching Waveforms	
Truth Table	
Ordering Information	12
Ordering Code Definitions	

Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	16



Pin Configuration

Figure 1. 44-pin TSOP II pinout (Top View)



Selection Guide

Description	CY7C1020CV26-15	Unit
Maximum access time	15	ns
Maximum operating current	100	mA
Maximum CMOS standby current	5	mA



Maximum Ratings

DC input voltage $^{[1]}$ –0.5 V to V $_{\mbox{CC}} + 0.5$ V	,
Current into outputs (LOW)20 mA	١
Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V	,
Latch up current> 200 mA	

Operating Range

Range	Ambient Temperature	V _{CC}
Automotive	–40 °C to +125 °C	2.5 V to 2.7 V

Electrical Characteristics

Over the Operating Range

Davamatav	Description	Took Conditions	CY7C10	CY7C1020CV26		
Parameter	Description	Test Conditions	Min	Max	Unit	
V _{OH}	Output HIGH voltage	V _{CC} = Minimum, I _{OH} = -1.0 mA	2.3	_	V	
V _{OL}	Output LOW voltage	V _{CC} = Minimum, I _{OL} = 1.0 mA	_	0.4	V	
V _{IH}	Input HIGH voltage		2.0	$V_{CC} + 0.3$	V	
V _{IL}	Input LOW voltage ^[1]		-0.3	0.8	V	
I _{IX}	Input load current	$GND \le V_I \le V_{CC}$	-5	+5	μΑ	
l _{oz}	Output leakage current	$GND \le V_1 \le V_{CC}$, Output Disabled	-5	+5	μΑ	
I _{OS} ^[2]	Output short circuit current	V _{CC} = Maximum, V _{OUT} = GND	_	-300	mA	
I _{CC}	V _{CC} operating supply current	V_{CC} = Maximum, I_{OUT} = 0 mA, $f = f_{MAX} = 1/t_{RC}$	-	100	mA	
I _{SB1}	Automatic CE power-down Current – TTL Inputs		_	40	mA	
I _{SB2}	Automatic CE power-down Current – CMOS Inputs	Maximum V_{CC} , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$, $V_{IN} \ge V_{CC} - 0.3 \text{ V}$, or $V_{IN} \le 0.3 \text{ V}$, $f = 0$	_	5	mA	

^{1.} VIL (min.) = -2.0V for pulse durations of less than 20 ns.

^{2.} Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.




Capacitance

Parameter [3]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 2.6 \text{V}$	8	pF
C _{OUT}	Output capacitance		8	pF

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [4]



Tested initially and after any design or process changes that may affect these parameters.
 Test conditions assume signal transition time of 1V/ns or less, timing reference levels of 1.3 V, input pulse levels of 0 to 2.5 V and transmission line loads as in (a) of Figure 2.



AC Switching Characteristics

Over the Operating Range

Domenton	December 1	CY7C10	20CV26	Unit
Parameter	Description	Min	Max	
Read Cycle		_		
t _{RC}	Read cycle time	15	_	ns
t _{AA}	Address to data valid	-	15	ns
t _{OHA}	Data hold from address change	3	_	ns
t _{ACE}	CE LOW to data valid	_	15	ns
t _{DOE}	OE LOW to data valid	_	7	ns
t _{LZOE}	OE LOW to low Z ^[5]	0	_	ns
t _{HZOE}	OE HIGH to high Z ^[5, 6]	_	7	ns
t _{LZCE}	CE LOW to low Z ^[5]	3	_	ns
t _{HZCE}	CE HIGH to high Z ^[5, 6]	_	7	ns
t _{PU} ^[7]	CE LOW to power-up	0	_	ns
t _{PD} ^[7]	CE HIGH to power-down	_	15	ns
t _{DBE}	Byte enable to data valid	_	7	ns
t _{LZBE}	Byte enable to low Z	0	_	ns
t _{HZBE}	Byte disable to high Z	_	7	ns
Write Cycle ^{[8,}	9]	·		
t _{WC}	Write cycle time	15	_	ns
t _{SCE}	CE LOW to write end	10	_	ns
t _{AW}	Address setup to write end	10	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	10	_	ns
t _{SD}	Data setup to write end	8	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{LZWE}	WE HIGH to Low Z ^[5]	3	_	ns
t _{HZWE}	WE LOW to High Z ^[5, 6]	-	4	ns
t _{BW}	Byte enable to end of write	10	_	ns

9. The minimum write pulse width for WRITE Cycle No.3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD} .

^{5.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any device.

6. t_{HZOE}, t_{HZDE}, t_{HZDE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in (b) of Figure 2 on page 5. Transition is measured ±500 mV from steady-state voltage.

7. This parameter is guaranteed by design and is not tested.

8. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.



Switching Waveforms

Figure 3. Read Cycle No. 1 [10, 11]





Figure 4. Read Cycle No. 2 (OE Controlled) [11, 12]



^{10. &}lt;u>Device</u> is continuously selected. OE, CE, BHE and/or BHE = V_{IL}, 11. WE is HIGH for read cycle. 12. Address valid prior to or coincident with CE transition LOW.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 (CE Controlled) [13, 14]





Figure 6. Write Cycle No. 2 (BLE or BHE Controlled)




^{13.} Data I/O is high impedance if \overline{OE} or \overline{BHE} and $\overline{BLE} = V_{IH}$.

14. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) [15]




 $[\]label{eq:Note} \textbf{Note} \\ \textbf{15. The minimum write pulse width for WRITE Cycle No.3 (\overline{WE} \ Controlled, \overline{OE} \ LOW) should be sum of t_{HZWE} and t_{SD}.}$



Switching Waveforms (continued)

Figure 8. Write Cycle No. 4 (WE Controlled) [16, 17, 18]



^{16.} The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{17.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{18.} If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

^{19.} During this period the I/Os are in output state. Do not apply input signals.



Truth Table


CE	ŌĒ	WE	BLE	BHE	I/O ₁ –I/O ₈	I/O ₉ –I/O ₁₆	Mode	Power
Н	Х	Χ	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I _{CC})
L	Χ	L	L	L	Data In	Data In	Write – All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write – Upper bits only	Active (I _{CC})
L	Н	Н	Χ	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C1020CV26-15ZSXE	Z44	44-pin TSOP Type II (Pb-free)	Automotive


Ordering Code Definitions





Package Diagrams

Figure 9. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt



Document History Page

Document Title: CY7C1020CV26, 512-Kbit (32 K × 16) Static RAM Document Number: 38-05406				
Rev.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	128060	07/30/03	EJH	Customized data sheet to meet special requirements for CG5988AF Automotive temperature range: -40°C / +125°C
*A	352999	See ECN	SYT	Updated Document Title (to include the mention of '512Kb'). Removed 'CG5988AF' from the Datasheet. Updated Features (for better structure).
*B	2903127	04/01/2010	VIVG	Updated Package Diagrams. Added Sales, Solutions, and Legal Information. Updated to new template.
*C	3109992	12/14/2010	AJU	Added Ordering Code Definitions.
*D	3346414	08/16/2011	RAME	Updated Ordering Code Definitions.
*E	4499482	09/11/2014	MEMJ	Updated AC Switching Characteristics: Updated Note 7. Added Note 9 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 15 and referred the same note in Figure 7. Updated Package Diagrams: spec 51-85087 – Changed revision from *C to *E. Updated to new template. Completing Sunset Review.
*F	4573200	11/18/2014	MEMJ	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*G	4919066	09/14/2015	VINI	Updated Switching Waveforms: Added Figure 8. Added Note 16, 17, 18, 19 and referred the same notes in Figure 8. Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2003-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.