

HIGH SPEED AUDIO OPERATIONAL AMPLIFIER

SSM-2131

PLASTIC MINI-DIP

(P-Suffix)

8-PIN SO

(S-Suffix)

FEATURES

APPLICATIONS

- Power Amplifier Driver
- . Active Filter Circuits
- · Parametric Equalizers
- Graphic Equalizers
- Mixing Consoles

Voltage Summers
 Active Chossever Networks

The SSM-2131's common-mode rejection of 80dB minimum over a ± 11 range is exceptional for a high-speed amplifier. High CMR, combined with a minimum 500V/mV gain into a $10 k\Omega$ load ensures excellent linearity in both noninverting and inverting gain configurations. This means that distortion will be very low over a wide range of circuit configurations. The low offset provided by the JFET input stage often eliminates the need for AC coupling or for external offset trimming.

The SSM-2131 conforms to the standard 741 pinout with nulling to V—. The SSM-2131 upgrades the performance of circuits using the TL071 by direct replacement.

F N.C.

7 V+

6 OUT

4 YOS TRIM

GENERAL DESCRIPTION


The SSM 213 is a fast JCE input operational amplifier intended for use in audio applications. The SSM-2131 offers a symmetric 50V/µs slew rate for low distortion and is internally compensated for unity gain operation. Power supply current is less than 6.5mA. Unity-gain stability, a wide full-power bandwidth of 800kHz, and excellent ability to handle transient overloads make the 85M-2131 an ideal amplifier for use in high performance audio amplifier circuits.

PIN CONNECTIONS

[2

+iN 3

V- 4



SSM-2131

ORDERING INFORMATION

P.A	OPERATING		
PLASTIC 8-PIN	SO 8-PIN	TEMPERATURE RANGE	
SSM2131P	SSM2131S	XIND*	

ADOM	DITC AS	A	VISSISSE	279	ATINGS

Supply Voltage ±	20V
Input Voltage (Note 1) ±	
Differential Input Voltage (Note 1)	40V

Output Short-Circuit De Storage Temperature F Operating Temperature Junction Temperature	Range	65°C 40°0	to +175°C C to +85°C
Lead Temperature Rar			
PACKAGE TYPE	Θ _{jA} (Note 2)	e _{ic}	UNITS
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SO (S)	158	43	°C/W

NOTES:

- 1. For supply voltages less than ±20V, the absolute maximum input voltage is
- equal to the supply voltage.

 2.
 \[
 \text{\tinit}\text{\texi}\text{\text{\text{\texi{\tex{\texi}\texi{\texi\texi{\texi{\texi{\texi{\texi{\texi{\texi{\tex{

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

				SSM-2131		parent and application and a
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Slew Rate	\(\sigma_{\text{\$\text{\$\graph}}}\)		40	50	7-7-	V/µs
Ga)n-Baydwidth Product	(sew)	10kHz	.000	10	ibr.	MHz
Full Power Bandwidth	/ rem	(Note a)	600	800	enterviewe en	kHz
Total Harmonic Distortion	THO	DO 10 40AHz, A, × OkΩ, A, × +10		0.01	- tiles	₩,
Voltage Noise Density	G ₁₁	To at 10Hz		38	-	nV⊬√Hz
Current Noise Density	in	to = 1kHz	11 1-	0.667	TF	pA/VHZ
Large-Signal Voltage Gain	A _{vo}	R _L = 10kΩ R _L = 2kΩ γ = ±10V R _L = 1kΩ 1 = 25°C	500	900 260 770	11-	V Inv
Output Voltage Swing	Yo	$R_{L} = 1k\Omega$	±11.5	+12.5	U	
Offset Voltage	Yos		nge-	1.5	6.0	4sV
input Bias Current	^f e	V _{CM} = 0V T _i = 25°C	up.	130	250	рА
nput Offset Current	los	V _{CM} = 0V T ₁ = 25°C		6	50	pA
Input Voltage Range	IVR	(Note 1)	±11.0	+12.5 -12.0	enerite al-fide discularation and al-fide federates and al-fide fe	ý
Common-Mode Rejection	CMR	V _{CM} * ±11V	80	92		dB
Power-Supply Rejection Ratio	PSRR	V _S = ±10V to ±20V		12	50	μ V /V
Supply Current	l _{sv}	No Load V _o = 0V		5.1	6.5	mA
Short-Circuit Current Limit	[‡] sc	Output Shorted to Ground	±20	+33 -28	±60	mA.
Settling Time	-1,	10V Step 0:01% (Note 3)	Commission (Commission process) (Commission and Commission and Annie Andrews) (Commission and Annie Annie Annie Annie Commission (Commission Annie	0.9	12	μ\$
Overload Recovery Time	on	nest title i servere e di eg di districci e di escapato de la constanta de la		700	Pile.	ns

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $T_A = 25$ °C, unless otherwise noted. *Continued*

				SSM-2131			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Phase Margin	6 0	0dB Gain	maght	47	, ste	degrae	
Gain Margin	A180	180° Open-Loop Phase Shift		9	÷.	dŧ	
Capacitive Load Drive Capability	C _L	Unity-Gain Stable (Note 4)	100	300	. 448	þļ	
Supply Voltage Range	V _s		±8	±15	±20	,	

NOTES:


- 1. Guaranteed by CMR test.
- 2. Guaranteed by slew-rate test and formula $BW_p = SR/(2\pi 10V_{PEAK})$.
- 3. Settling time is guaranteed but not tested.
- 4. Guaranteed but not tested.

ELECTRICAL CHARACTERISTICS at V_o = ±15V, -40°C ≤ T_A ≤ 85°C, unless otherwise noted.


11				SSM-2131		
PARAMETER	SYMBOL	CONDITIONS	MIH	TYP	MAX	UNIT
Slew State	SR		40	50		V/μ
Large-Signal Voltage Gain	< v/	R ₁ = 10R12 (Note 1) P ₁ = 2k0 V ₂ = 10V	200 100	500 160	4	V/m
Output Voltage Swing	160	R _L 2kΩ		+12.3 -11.8		Perritor America de Marino consesso
Offset Voltage	Vos			2.0	7.0	m
Offset Voltage Temperature Coefficient	TCV _{os}]/~	μV:=
Input Bias Current	T _e	(Note 1)	7 / L	0/6	20	V n
Input Offset Current	los	(Note 1)		0,06	0.4	7 1
input Voltage Range	IVR	(Note 2)	±11.0	12.5		
Common-Mode Rejection	СМЯ	V _{CM} * ±11V	80	94	356	J
Power-Supply Rejection Ratio	PSRR	V _s = ±10V to ±20V	- Section 1997	6	50	µV/
Supply Current	lsv	No Load V _o = 0V:	AND COMMENT OF A PROCESSION OF THE STATE OF THE COMMENT OF THE COM	5.1	6.5	n
Short-Circuit Current Limit	sc	Output Shorted to Ground	± &	The state of the s	±60	:nn.

- 1. T = 85°C.
 2. Guaranteed by CMR test.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS Continued



SSM-2131

APPLICATIONS INFORMATION

The SSM-2131 combines speed with a high level of input precision usually found only with slower devices. Well-behaved AC performance in the form of clean transient response, symmetrical slew rates and a high degree of forgiveness to supply decoupling are the hallmarks of this amplifier. AC gain and phase response are quite independent of temperature or supply voltage. Figure 1 shows the SSM-2131's small-signal response. Even with 75pF loads, there is minimal ringing in the output waveform. Large-signal response is shown in Figure 2. This figure clearly shows the SSM-2131's exceptionally close matching between positive and negative slew rates. Slew rate symmetry decreases the DC offset a system encounters when processing high-frequency signals, and thus reduces the DC current necessary for load driving.




FIGURE 1: Small-Signal Transient Resi




FIGURE 2: Large-Signal Transient Response, Z, = 2kΩ//75pF

As with most JFET-input amplifiers, the output of the SSM-2131 may undergo phase inversion if either input exceeds the specified input voltage range. Phase inversion will not damage the amplifier, nor will it cause an internal latch-up.

Supply decoupling should be used to overcome inductance and resistance associated with supply lines to the amplifier.

For most applications, a 0.1µF to 0.01µF capacitor should be placed between each supply pin and ground.

OFFSET VOLTAGE ADJUSTMENT

Offset voltage is adjusted with a $10k\Omega$ to $100k\Omega$ potentiometer as shown in Figure 3. The potentiometer should be connected between pins 1 and 5 with its wiper connected to the V- supply.

Alternately, Vos may be nulled by attaching the potentiometer wiper through a $1M\Omega$ resistor to the positive supply rail.




FIGURE 3: Input Offset Voltage Nulling

VOLTAGE SUMMING

Because of its extremely low input bias current and large unitygain bandwidth, the SSM-2131 is ideal for use as a voltage sum-

The following figures show both an inverting and noninverting voltage adder.




FIGURE 4: Inverting Adder




FIGURE 5: Noninverting Adder

CURRENT FEEDBACK

AUDIO POWER AMPLIFIER

The SSM-2131 can be used as the input buffer in a current feedback audio power amplifier as shown in Figure 6. This design is capable of very good performance as shown in Figures 7, 8 and 9. At 1kHz and 50 watts output into an 8 Ω load, the amplifier generates just 0.002% THD, and is flat to 1MHz. The slew rate for the overall amplifier is more than adequate at 300V/ μ s and is responsible for the very low dynamic intermodulation distortion (DIM-100) that was measured at just 0.0017% at 50 watts output into 8 ohms. The total amplifier idling current for all tests was approximately 300mA; the V+/V++ and V-/V— power supplies were both \pm 40V; and the gain was set to 24.0.

In a current feedback amplifier, a unity or low gain input buffer drives a low impedance network. Any differential current that flows in the collectors of the buffer (SSM-2131) output transistors is fed. via the two complementary Wilson current mirrors A and B. to a high impedance gain node where the high output voltage is generated.

This voltage is then buffered by a double emitter follower driver stage and fed to the complementary power MOSFET output stage. No RC compensation network to ground or output inductor is required at the output of this amplifier to make it stable. As the 100kHz square wave response shows, there is no evidence of any instability in the circuit. Capacitive load compensation can be provided by the components marked TBD on the amplifier schematic. These were not used in the test, however.




FIGURE 6: Audio Power Amplifier Schematic




FIGURE 7: THD vs. Frequency (at 50W into 8Ω).




FIGURE 8: Frequency Response




FIGURE 9: 100kHz Square Wave into 80.

One problem that is commonly encountered with current feedback amplifiers is that the mismatch between the two current mirrors A and B forces a small bias current to appear at the input buffer's output terminal. This bias current (usually in the range of 1-100µA) is multiplied by the feedback resistor of 750Ω and generates an output offset that could be tens of millivolts in magnitude. Matched transistors could be used in the current mirrors, but these do not completely eliminate the output offset problem.

An inexpensive solution is to use a low power precision DC opamp, such as the OP-97, to control the amplifier's DC characteristics, thus overriding the DC offset due to mismatch in the current feedback loop. The OP-97 acts as a current output DC-servo amplifier that injects a compensating current into the emitters of the low voltage regulator transistors (that power the SSM-2131) to correct for current mirror mismatch. Since the OP-97 is set for an overall input-to-output gain of 24.0 as well, the DC output offset is equal to the OP-97's Vos x 24.0, which is roughly 1 millivoit. Thus, any offset trimming can be completely eliminated. Together, the SSM-2131 and OP-97 provide a level of performance that exceeds most of the requirements for audio power amplifers. The driver circuit can handle several pairs of power MOSFETs in the output stage if required. This topology can be used in circuits that must deliver several hundreds of watts to a load by using higher voltage transistors in the driver stage. Operation with rail voltages in excess of ±100V is possible. If more gain is desired, the SSM-Vinput buffer can have its gain increased from the nominal value of 1/5 used in this example to as much as 10 before its bandwidth drops below that of the current feedback section

DRIVING A HIGH-SPEED ADC

The SSM-2/131's open-loop output resistance is approximately 50Ω . When feedback is applied around the amplifier, output resistance decreases in proportion to closed-loop gain divided by open-loop gain (A_{VCL}A_{CCL}). Output impedance increases as open-loop gain rolls-off with frequency. High-speed analog to digital converters require low source impedances at high frequency. Output impedance at 1MHz is typically 5Ω for an SSM-2131 operating at unity-gain. If lower output impedances are required, an output buffer may be placed at the output of the SSM-2131.

HIGH-CURRENT OUTPUT BUFFER

The circuit in Figure 10 shows a high-current output stage for the SSM-2131 capable of driving a 75 Ω load with low distortion. Output current is limited by R₁ and R₂. For good tracking between the output transistors Q₁, Q₂, and this biasing diodes D₁ and D₂, thermal contact must be maintained between the transistor and its associated diode. If good thermal contact is not maintained, R₁ and R₂ must be increased to 5-6 Ω in order to prevent thermal runaway. Using 5 Ω resistors, the circuit easily drives a 75 Ω load (Figure 11). Output resistance is decreased and heavier loads may be driven by decreasing R₂ and R₃.

Base current and biasing for Ω_1 and Ω_2 are provided by two current sources, the SSM-2131 and the JFET. The $2k\Omega$ potentiometer in the JFET current source should be trimmed for optimum transient performance. The case of the SSM-2210 should be connected to V–, and decoupled to ground with a $0.1\mu\text{F}$ capacitor. Compensation for the SSM-2131's input capacitance is




FIGURE 10: High-Current Output Buffer

DRIVING CAPACITIVE LOADS

Best performance will always be achieved by minimizing input and load capacitances around any high-speed amplifier. However, the SSM-2131 is guaranteed capable of driving a 100pF capacitive load over its full operating temperature range while




FIGURE 11: Output Buffer Large-Signal Response

operating at any gain including unity. Typically, an SSM-2131 will drive more than 250pF at any temperature. Supply decoupling does affect capacitive load driving ability. Extra care should be given to ensure good decoupling when driving capacitive loads; between 1μF and 10μF should be placed on each supply rail.

Large capacitive loads may be driven utilizing the circuit shown in Figure 12. R, and C, introduce a small amount of feedforward compensation around the amplifier to counteract the phase lag induced by the output impedance and load capacitance. At DC and low frequencies, R, is contained within the feedback loop. At higher frequencies, leadforward compensation becomes increasingly dominant, and R,'s effect on output impedance will




FIGURE 12: Compensation for Large Capacitive Loads

SSM-2131

When driving very large capacitances, slew rate will be limited by the short-circuit current limit. Although the unloaded slew rate is insensitive to variations in temperature, the output current limit has a negative temperature coefficient, and is asymmetrical with regards to sourcing and sinking current. Therefore, slew rate into excessive capacities will decrease with increasing temperature, and will lose symmetry.

DAC OUTPUT AMPLIFIER

The SSM-2131 is an excellent choice for a DAC output amplifier, since its high speed and fast settling-time allow quick transitions between codes, even for full-scale changes in output level. The DAC output capacitance appears at the operational amplifier inputs, and must be compensated to ensure optimal settling speed. Compensation is achieved with capacitor C in Figure 13. C must be adjusted to account for the DAC's output capacitance, the op amp's input capacitance, and any stray capacitance at the inputs. With a bipolar DAC, an additional shunt resistor may be used to optimize response. This technique is described in PMPs application AN-24.




FIGURE 13: DAC Output Amplifier Circuit

Highest speed is achieved using bipolar DACs such as PMI's DAC-08. DAC-10 or DAC-312. The output capacitances of these converters are up to an order of magnitude lower than their CMOS counterparts, resulting in substantially faster settling-times. The high output impedance of bipolar DACs allows the output amplifier to operate in a true current-to-voltage mode, with a noise gain of unity, thereby retaining the amplifier's full bandwidth. Offset voltage has minimal effect on linearity with bipolar converters.

CMOS digital-to-analog converters have higher output capacitances and lower output resistances than bipolar DACs. This results in slower settling-times, higher sensitivity to offset voltages and a reduction in the output amplifier's bandwidth. These tradeoffs must be balanced against the CMOS DAC's advantages in terms of interfacing capability, power dissipation, accuracy levels and cost. Using the internal feedback resistor which is present on most CMOS converters, the gain applied to offset voltage varies between 4/3 and 2, depending upon output code. Contributions to linearity error will be as much as 2/3 V_{OS}. In a 10-volt 12-bit system, this may add up to an additional 1/5LSB DNL with

the SSM-2131. Amplifier bandwidth is reduced by the same gain factor applied to offset voltage, however the SSM-2131's 10MHz gain-bandwidth product results in no reduction of the CMOS converter's multiplying bandwidth.

Individual DAC data sheets should be consulted for more complete descriptions of the converters and their circuit applications.




FIGURE 14: DAC Output Amplifier Response (PM-7545 DAC)

COMPUTER SIMULATIONS

he following pages show the SPICE macro-model for the SSM-81 high speed audio operational amplifier. This model was tested with and is compatible with PSpice* and HSPICE**. The ematic and net-list are included here so that the model can sed. This model can accommodate multiple frequency silv/be i poles and multiple ze which is an advanced concept that roes esults in more accurate AC and transient response cessa for simulating the behavior of today's high-speed op a mps example, 8 poles and 2 zeroes are required to sufficie ntly simulate the SSM-2131 which this advanced model can easily ac commodate.

Throughout the SSM-2131 macro-model, HC networks produce the multiple poles and zeroes which simulate the SSM-2131's AC behavior. Each stage contains a pole or a pole-zero pair. The stages are separated from each other by voltage-controlled current sources so that the poles and zero locations do not interact. The only nonlinear elements in the entire model are two p-channel JFETs which comprise the input stage. Limiting the model to almost entirely linear circuit elements significantly reduces simulation time and simplifies model development.

^{*}PSpice is a registered trademark of MicroSim Corporation.

[&]quot;HSPICE is a tradmark of Meta-Software, Inc.

