CDP1858/3, CDP1858C/3

High-Reliability 4-Bit Latch and Decoder Memory Interface

Features:

- Provides easy connection of memory devices to CDP1802 microprocessor
- Non-inverting fully buffered data transfer

The RCA-CDP1858/3 and CDP1858C/3 are CMOS 4-bit latch decode circuits designed for use in CDP1800 series microprocessor systems. These devices have been specifically designed for use as memory-system decoders and interface directly with the 1800-series microprocessor multiplexed address bus at maximum clock frequency.


The CDP1858/3 is functionally identifed to the CDP1858C/3. The CDP1858/3 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1858C/3 has a recommended operating-voltage range of 4 to 6.5 volts.

The CDP1858/3 interfaces the 1800-series microprocessor address bus and up to 32 CDP1822 256 x 4 RAM's to provide a 4K byte RAM system. No additional components are required. The CDP1858/3 generates the chip selects required by the CDP1822 RAM. The chip select outputs are a function of the address bits connected to inputs MA0 through MA3.


The MA0-MA3 address bits are latched at the trailing edge of TPA (generated by the CDP1802). When $\overline{ENABLE}=1$ (V_{DD}), the CS outputs = 0 (V_{SS}), and the CE outputs = 1. When $\overline{ENABLE}=0$, the outputs are enabled and correspond to the binary decode of the inputs. The \overline{ENABLE} input can be used for memory system expansion.

The CDP1858/3 is also compatible with non-multiplexed address bus microprocessors. By connecting the CLOCK input to 1 ($V_{\rm DD}$), the latches are in the data following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1858/3 and CDP1858C/3 are supplied in 16-lead, dual-in-line side-brazed ceramic packages (D suffix) that conform to the requirements and dimensions specified in MIL-38510 Case Outline D-2. Other package styles may be available on a special order basis.




TERMINAL ASSIGNMENT



Functional diagram.

CDP1858/3, CDP1858C/3



4K byte RAM system using the CDP1858 and CDP1822.

STATIC ELECTRICAL CHARACTERISTICS 5-V Data Apply to the CDP1858 and the CDP1858C. 10-V Data Apply to the CDP1858 only.


CHARACTERISTIC	TEST CONDITIONS			LIMITS CDP1858 CDP1858C				UNITS	
				+25/-55° C		+125° C		7	
		V _{DD} (V)	V _I (V)	ν _Ο (۷)	Min.	Max.	Min.	Max.	7
Quiescent Device Current,	lι	5	0, 5	_	_	100	_	1000	μΑ
		10	0, 10	_	_	100		1000	
Output Low Drive (Sink) Current	loL	5	0, 5	0.4	1.6	_	1		
		10	0, 10	0.5	3.6	_	2.2		
Output High Drive (Source)		5	0, 5	4.6	-1.6	_	-1		- mA
Current,	Юн	10	0, 10	9.5	-3.6	_	-2.2		7
Input Leakage Current,	1	5	0, 5	_		±1	_	±5	T
	liN	10	0, 10	_		±1	_	±5	μA

CDP1858/3, CDP1858C/3

DECODE TRUTH TABLE

ENABLE DATA	DATA	DATA INPUTS		664	000	CS3	CEO	CE1	CE2	CE3
	MA1	MAO	CS0	CS1	CS2	CSS	CEU	CLI	CEZ	CES
0	0	0	1	0	0	0				
0	0	1	0	1	0	0	NOT AFFECTED BY MA1, MA0			
0	1	0	0	0	1	0				
0	1	1	0	0	0	1				
	MA3	MA2								
0	0	0					0	1	1	1
0	0	1	1	NOT AFFECTED				0	1	1
0	1	0	1	BY MA	A3, MA2		1	1	0	1
0	1	1	1				1	1	1	0
1	X	Х	0	0	0	0	1	1	1	1

X = MA3, MA2, MA1, MA0 DON'T CARE



120 1201010110 41 KG2 (2 20 10)

92CS-3967I

TYPE NO.	V _{DD}	TEMP.	TIME		
CDP1858/3	11 V ± 0.5 V	+ 125°C	160 Hrs. MIN.		
CDP1858C/3	7 V ± 0.5 V	+ 125°C	160 Hrs. MIN.		

Static burn-in circuit.