# SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- B-Port Outputs Have Equivalent 22-Ω
   Series Resistors, So No External Resistors
   Are Required
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description/ordering information


These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from

SN54LVTH2245 . . . J OR W PACKAGE SN74LVTH2245 . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



# SN54LVTH2245 . . . FK PACKAGE (TOP VIEW)



the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the devices so the buses are effectively isolated.

#### ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	0010 014	Tube	SN74LVTH2245DW	1)/71/00/45		
	SOIC – DW	Tape and reel	SN74LVTH2245DWR	LVTH2245		
	SOP - NS	Tape and reel	SN74LVTH2245NSR	LVTH2245		
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH2245DBR	LK245		
	TOOOD DW	Tube	SN74LVTH2245PW	11/045		
	TSSOP – PW	Tape and reel	SN74LVTH2245PWR	LK245		
	TVSOP - DGV	Tape and reel	SN74LVTH2245DGVR	LK245		
	CDIP – J	Tube	SNJ54LVTH2245J	SNJ54LVTH2245J		
-55°C to 125°C	CFP – W	Tube	SNJ54LVTH2245W	SNJ54LVTH2245W		
	LCCC - FK	Tube	SNJ54LVTH2245FK	SNJ54LVTH2245FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003

#### description/ordering information (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.


When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **FUNCTION TABLE**

INP	UTS	0050471011
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

#### logic diagram (positive logic)





SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
or power-off state, $V_{O}$ (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high		
Current into any output in the low state, IO: SN	I54LVTH2245 (A port)	96 mA
SN	174LVTH2245 (A port)	128 mA
Вр	oort	30 mA
Current into any output in the high state, IO (se-	e Note 2): SN54LVTH2245 (A port)	48 mA
	SN74LVTH2245 (A port)	64 mA
	B port	30 mA
Input clamp current, $I_{IK}(V_I < 0)$		–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3):	: DB package	70°C/W
•	DGV package	92°C/W
	DW package	
	NS package	60°C/W
	PW package	
Storage temperature range, T <sub>stq</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			SN54LVT	H2245	SN74LVT	H2245	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			5.5		5.5	V
	I Park I seed and seed assessed	A port	,	-24		-32	4
Іон	High-level output current B port		<i>\( \( \)</i>	-12		-12	mA
	Laveland autout aumont	A port	22	48		64	A
lOL	Low-level output current	B port	000	12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q,	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SNS	4LVTH2	245	SN7	4LVTH2	245	LINUT	
PAI	RAMETER	TEST C	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		VCC-0	.2			
	A nort	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4				
\/-··	A port	V 2.V	$I_{OH} = -24 \text{ mA}$	2						V	
VOH		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			V	
	D nowt	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2			
	B port	$V_{CC} = 3 V$	I <sub>OH</sub> = -12 mA	2			2				
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 100 \mu\text{A}$			0.2			0.2		
		VCC = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5		
	A port		$I_{OL} = 16 \text{ mA}$			0.4			0.4		
Voi	Vol	\\\\\\\\\\\\\	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V	
VOL		VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55				V	
			$I_{OL} = 64 \text{ mA}$						0.55		
	D nowt	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100  \mu A$			0.2			0.2		
	B port	$V_{CC} = 3 V$	$I_{OL} = 12 \text{ mA}$			0.8			8.0		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		Q	±1			±1		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		Ç	10			10		
lį		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V		20	20			20	μΑ	
	A or B ports <sup>‡</sup>		VI = VCC	Q.	,	1			1		
			V <sub>I</sub> = 0		-5						
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ	
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75				
I <sub>I</sub> (hold)	A or B ports	∧CC = 2 ∧	V <sub>I</sub> = 2 V	-75			-75			μА	
·i(riola)	7 to 12 points	V <sub>CC</sub> = 3.6 √§,	$V_I = 0$ to 3.6 $V$						500 -750	μ	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ	
l <sub>OZPD</sub>		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = $\frac{V_{CC}}{OE}$ = don't care	= 0.5 V to 3 V,			±100*			±100	μА	
		V <sub>CC</sub> = 3.6 V,	Outputs high	1		0.19		0.1	0.19		
ICC		$I_{O} = 0$ ,	Outputs low			5		3	5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19		0.1	0.19		
ΔI <sub>CC</sub> ¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, On}$ Other inputs at $V_{CC}$ or	e input at V <sub>CC</sub> – 0.6 V, GND			0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0		1	4			4		pF	
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0		1	9			9		pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Unused terminals are at V<sub>CC</sub> or GND.

<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


 $<sup>\</sup>P$  This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

				SN54LV	TH2245			SN7	4LVTH2	245			
PARAMETER	FROM (INPUT)	TO (OUTPUT)		= 3.3 V 0.3 V V <sub>CC</sub> = 2		2.7 V	$V_{CC} = 3.3$ $\pm 0.3 \text{ V}$		٧	V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
tPLH	А	В	1	4.6		5.3	1.1	2.9	4.4		5.1	20	
<sup>t</sup> PHL	A	Ь	1	4.6		5.3	1.1	2.6	4.4		5.1	ns	
t <sub>PLH</sub>	В	•	1	3.7	2	4.2	1.1	2.2	3.5		4		
t <sub>PHL</sub>	В	Α	1	3.7	13/	4.2	1.1	2	3.5		4	ns	
<sup>t</sup> PZH	<del></del>	ŌĒ	•	1.2	5.7	178	7.4	1.3	3.1	5.5		7.1	
t <sub>PZL</sub>	OE	Α	1.6	5.7	2	6.8	1.7	3.2	5.5		6.5	ns	
<sup>t</sup> PHZ	<u>OE</u>	А	2	6.2		6.8	2.2	3.6	5.9		6.5	ns	
t <sub>PLZ</sub>	OL	A	2	5.3		5.5	2.2	3.4	5		5.1	115	
<sup>t</sup> PZH	<del></del>		1.2	6.4		7.6	1.3	3.5	6.2		7.3		
tPZL	ŌĒ	В	1.6	6.4		7.5	1.7	3.7	6.2		7.3	ns	
t <sub>PHZ</sub>	ŌĒ	В	2	6.1		6.8	2.2	3.9	5.9		6.5	20	
tPLZ	OE .	В	2	5.7		5.9	2.2	3.7	5.4		5.7	ns	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq 2.5~\text{ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVTH2245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK245	Samples
SN74LVTH2245DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK245	Samples
SN74LVTH2245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2245	Samples
SN74LVTH2245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH2245	Samples
SN74LVTH2245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK245	Samples
SN74LVTH2245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK245	Samples
SN74LVTH2245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LK245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH2245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTH2245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVTH2245DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVTH2245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

Device	Package Type	ckage Type Package Drawing Pins		SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH2245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LVTH2245DGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LVTH2245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVTH2245PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH2245DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LVTH2245PW	PW	TSSOP	20	70	530	10.2	3600	3.5





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated