## Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
   Data Sheet Describes Mode 0 Operation
- Low-voltage and Standard-voltage Operation
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
- 1.8 (V<sub>CC</sub> = 1.8V to 5.5V)
- 20 MHz Clock Rate (5V)
- 8-byte Page Mode
- Block Write Protection
- Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (5 ms max)
- High Reliability
  - Endurance: One Million Write Cycles
  - Data Retention: 100 Years
- Automotive Devices Available
- 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin mini-MAP (MLP 2x3) and 8lead TSSOP Packages
- Die Sales: Wafer Form, Waffle Pack, Bumped Wafers

## Description


The AT25010A/020A/040A provides 1024/2048/4096 bits of serial electrically erasable programmable read-only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25010A/020A/040A is available in space saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin mini-MAP (MLP 2x3), and 8-lead TSSOP packages.

The AT25010A/020A/040A is enabled through the Chip Select pin  $(\overline{CS})$  and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.

Block write protection is enabled by programming the status register with one of four blocks of write protection. Separate Program Enable and Program disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

### Table 1. Pin Configuration

Pin Name	Function	
CS	Chip Select	
SCK	Serial Data Clock	
SI	Serial Data Input	
SO	Serial Data Output	8-lea
GND	Ground	
VCC	Power Supply	
WP	Write Protect	]
HOLD	Suspends Serial Input	]
		-





## SPI Serial EEPROM

1K (128x8)

2K (256x8)

4K (512x8)

## AT25010A AT25020A AT25040A

## Not Recommended for New Design

3348J-SEEPR-8/06






## **Absolute Maximum Ratings\***

Operating Temperature40°C to + 125°C
Storage Temperature65°C to + 150°C
Voltage on Any Pin with Respect to Ground1.0V to + 7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





### Table 2. Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0V$  (unless otherwise noted)

Symbol	Test Conditions	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)	8	pF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

### Table 3. DC Characteristics<sup>(1)</sup>

	ed)
Applicable over recommended operating range from: $T_{AI} = -40^{\circ}$ C to +85°C, $V_{CC} = +1.8$ V to +5.5V, (unless otherwise no	.00,

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
V <sub>CC1</sub>	Supply Voltage					5.5	V
V <sub>CC2</sub>	Supply Voltage			2.7		5.5	V
V <sub>CC3</sub>	Supply Voltage			4.5		5.5	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 20 MHz, S	SO = Open, Read		8.5	10.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 10 MHz, S	SO = Open, Read, Write		4.5	5.0	mA
I <sub>CC3</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 1 MHz, SC	D = Open, Read, Write		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$			0.5	μA
I <sub>SB2</sub>	Standby Current	$V_{CC} = 2.7V, \overline{CS} = V_{CC}$		0.2	1.0	μA	
I <sub>SB3</sub>	Standby Current	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$			2.0	3.5	μA
I <sub>IL</sub>	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$		-3.0			μA
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0V$ to $V_{CC}$ , $T_{AC} = 0^{\circ}C$ to $70^{\circ}C$		-3.0		3.0	μA
$V_{IL}^{(1)}$	Input Low-voltage			-0.6		V <sub>CC</sub> x 0.3	V
V <sub>IH</sub> <sup>(1)</sup>	Input High-voltage			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low-voltage		I <sub>OL</sub> = 3.0 mA			0.4	V
V <sub>OH1</sub>	Output High-voltage	$3.6V \le V_{CC} \le 5.5V$	I <sub>OH</sub> = -1.6 mA	V <sub>CC</sub> - 0.8			V
V <sub>OL2</sub>	Output Low-voltage		I <sub>OL</sub> = 0.15 mA			0.2	V
V <sub>OH2</sub>	Output High-voltage	$1.8V \le V_{CC} \le 3.6V$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.





#### Table 4. AC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40$  to  $+85^{\circ}$ C,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 30 pF (unless otherwise noted)

Symbol Parameter Voltage Min Max Units 4.5 - 5.5 0 20 SCK Clock Frequency 2.7 - 5.5 0 10 MHz f<sub>scк</sub> 1.8 – 5.5 0 5 4.5 - 5.5 2 2 2.7 - 5.5 t<sub>RI</sub> Input Rise Time μs 2 1.8 – 5.5 4.5 - 5.52 2.7 – 5.5 2 Input Fall Time t<sub>FI</sub> μs 1.8 – 5.5 2 4.5 - 5.5 20 SCK High Time 2.7 - 5.540 t<sub>WH</sub> ns 1.8 - 5.5 80 4.5 - 5.520 SCK Low Time 2.7 - 5.540 ns t<sub>WL</sub> 1.8 - 5.5 80 100 4.5 - 5.5CS High Time 2.7 - 5.5100 ns t<sub>CS</sub> 1.8 - 5.5200 4.5 - 5.5 100 CS Setup Time 2.7 - 5.5100 ns t<sub>CSS</sub> 1.8 - 5.5200 100 4.5 - 5.5CS Hold Time 2.7 - 5.5100 t<sub>CSH</sub> ns 1.8 - 5.5 200 4.5 - 5.520 2.7 - 5.5Data In Setup Time 40 t<sub>SU</sub> ns 1.8 – 5.5 80 4.5 - 5.520 Data In Hold Time 2.7 - 5.5 40 ns t<sub>H</sub> 1.8 - 5.5 80 4.5 - 5.520 Hold Setup Time 2.7 - 5.540 ns t<sub>HD</sub> 1.8 - 5.580 4.5 - 5.520 Hold Hold Time 2.7 - 5.5 40  $t_{CD}$ ns 1.8 - 5.5 80 4.5 - 5.5 0 20 **Output Valid** 2.7 - 5.50 40 ns t<sub>v</sub> 1.8 - 5.5 80 0 4.5 - 5.50 **Output Hold Time** 2.7 - 5.50 ns t<sub>HO</sub> 1.8 - 5.5 0

Table 4. AC Characteristics (Continued)

Applicable over recommended operating range from  $T_{AI} = -40$  to  $+85^{\circ}$ C,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 30 pF (unless otherwise noted)

Symbol	Parameter	Voltage	Min	Max	Units
t <sub>LZ</sub>	Hold to Output Low Z	4.5 – 5.5 2.7 – 5.5 1.8 – 5.5	0 0 0	25 50 100	ns
t <sub>HZ</sub>	Hold to Output High Z	4.5 – 5.5 2.7 – 5.5 1.8 – 5.5		25 50 100	ns
t <sub>DIS</sub>	Output Disable Time	4.5 – 5.5 2.7 – 5.5 1.8 – 5.5		25 50 100	ns
t <sub>wc</sub>	Write Cycle Time	4.5 – 5.5 2.7 – 5.5 1.8 – 5.5		5 5 5	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode		1M		Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.





## Serial Interface Description

MASTER: The device that generates the serial clock.

**SLAVE:** Because the serial clock pin (SCK) is always an input, the AT25010A/020A/040A always operates as a slave.

**TRANSMITTER/RECEIVER:** The AT25010A/020A/040A has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

**SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the read and write instructions.

**INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25010A/020A/040A, and the serial output pin (SO) will remain in a high impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.

**CHIP SELECT:** The AT25010A/020A/040A is selected when the  $\overline{CS}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the SO pin will remain in a high impedance state.

**HOLD:** The  $\overline{\text{HOLD}}$  pin is used in conjunction with the  $\overline{\text{CS}}$  pin to select the AT25010A/020A/040A. When the device is selected and a serial sequence is underway,  $\overline{\text{HOLD}}$  can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the  $\overline{\text{HOLD}}$  pin must be brought low while the SCK pin is low. To resume serial communication, the  $\overline{\text{HOLD}}$  pin is brought high while the SCK pin is low (SCK may still toggle during  $\overline{\text{HOLD}}$ ). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

**WRITE PROTECT:** The write protect pin ( $\overline{WP}$ ) will allow normal read/write operations when held high. When the  $\overline{WP}$  pin is brought low, all write operations are inhibited.

 $\overline{\text{WP}}$  going low while  $\overline{\text{CS}}$  is still low will interrupt a write to the AT25010A/020A/040A. If the internal write cycle has already been initiated,  $\overline{\text{WP}}$  going low will have no effect on any write operation.




Figure 2. SPI Serial Interface



# AMEL

# Functional Description

The AT25010A/020A/040A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25010A/020A/040A utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Figure 5. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low  $\overline{CS}$  transition.

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 A011	Read Data from Memory Array
WRITE	0000 A010	Write Data to Memory Array

Table 5. Instruction Set for the AT25010A/020A/040A

Note: "A" represents MSB address bit A8.

**WRITE ENABLE (WREN):** The device will power up in the write disable state when  $V_{CC}$  is applied. All programming instructions must therefore be preceded by a Write Enable instruction. The  $\overline{WP}$  pin must be held high during a WREN instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the  $\overline{WP}$  pin.

**READ STATUS REGISTER (RDSR):** The Read Status Register instruction provides access to the status register. The read/busy and write enable status of the device can be determined by the RDSR instruction. Similarly, the block write protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

 Table 6.
 Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	Х	Х	Х	BP1	BP0	WEN	RDY

 Table 7. Read Status Register Bit Definition

Bit	Definition		
Bit 0 (RDY)	Bit $0 = "0"$ ( $\overline{RDY}$ ) indicates the device is ready. Bit $0 = "1"$ indicates the write cycle is in progress.		
Bit 1 (WEN)	Bit $1 = "0"$ indicates the device <i>is not</i> write enabled. Bit $1 = "1"$ indicates the device is write enabled.		
Bit 2 (BP0) See Table 8.			
Bit 3 (BP1) See Table 8.			
Bits 4-7 are "0"s when device is not in an internal write cycle.			
Bits 0–7 are "1"s during an i	nternal write cycle.		

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010A/020A/040A is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any of

the data within any selected segment will therefore be read only. The block write protection levels and corresponding status register control bits are shown in Table 8.

Bits BP1 and BP0 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).

	Status Re	gister Bits	Array Addresses Protected			
Level	BP1	BP0	AT25010A	AT25020A	AT25040A	
0	0	0	None	None	None	
1 (1/4)	0	1	60–7F	C0–FF	180–1FF	
2 (1/2)	1	0	40–7F	80–FF	100–1FF	
3 (All)	1	1	00–7F	00-FF	000–1FF	

Table 8. Block Write Protect Bits

**READ SEQUENCE (READ):** Reading the AT25010A/020A/040A via the SO pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the read op-code (including A8) is transmitted via the SI line followed by the byte address to be read (A7–A0). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle.

**WRITE SEQUENCE (WRITE):** In order to program the AT25010A/020A/040A, the Write Protect pin ( $\overline{WP}$ ) must be held high and two separate instructions must be executed. First, the device *must be write enabled* via the WREN instruction. Then a Write (WRITE) instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write instruction requires the following sequence. After the  $\overline{CS}$  line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line followed by the byte address (A7–A0) and the data (D7–D0) to be programmed. Programming will start after the  $\overline{CS}$  pin is brought high. The low-to-high transition of the  $\overline{CS}$  pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The ready/busy status of the device can be determined by initiating a Read Status Register (RDSR) instruction. If Bit 0 = "1", the write cycle is still in progress. If Bit 0 = "0", the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.

The AT25010A/020A/040A is capable of an 8-byte page write operation. After each byte of data is received, the three low-order address bits are internally incremented by one; the six high-order bits of the address will remain constant. If more than 8 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010A/020A/040A is automatically returned to the write disable state at the completion of a write cycle.

**NOTE:** If the  $\overline{WP}$  pin is brought low or if the device is not write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when  $\overline{CS}$  is brought high. A new CS falling edge is required to reinitiate the serial communication.





## **Timing Diagrams**








Figure 3. Synchronous Data Timing (for Mode 0)


### Figure 4. WREN Timing
















t<sub>LZ</sub>



SO

## AT25010A Ordering Information<sup>(1)</sup>

Ordering Code	Package	Operation Range
AT25010A-10PU-2.7 <sup>(2)</sup>	8P3	
AT25010A-10PU-1.8 <sup>(2)</sup>	8P3	
AT25010AN-10SU-2.7 <sup>(2)</sup> AT25010AN-10SU-1.8 <sup>(2)</sup>	8S1 8S1	Lead-free/Halogen-free/
AT25010A-10TU-2.7 <sup>(2)</sup>	8A2	Industrial Temperature
AT25010A-10TU-1.8 <sup>(2)</sup>	8A2	(−40 to 85°C)
AT25010AY1-10YU-1.8 <sup>(2)</sup> (Not recommended for new designs)	8Y1	
AT25010AY6-10YH-1.8 <sup>(3)</sup>	8Y6	
AT25010A-W1.8-11 <sup>(4)</sup>	Die Sale	Industrial Temperature (-40 to 85°C)

Notes: 1. For 2.7V devices used in the 4.5 to 5.5V range, please refer to performance values in Table on page 3 and Table 4 on page 4.

2. "U" designates Green Package + RoHS compliant.

3. "H" designates Green Package + RoHS compliant, with NiPdAu Lead Finish.

4. Available in waffle pack and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.

Package Type				
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)			
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)			
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)			
8Y6	8-lead, 2.00mm x 3.00mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)			
Options				
-2.7	Low Voltage (2.7 to 5.5V)			
-1.8	Low Voltage (1.8 to 5.5V)			





## AT25020A Ordering Information<sup>(1)</sup>

Ordering Code	Package	Operation Range
AT25020A-10PU-2.7 <sup>(2)</sup>	8P3	
AT25020A-10PU-1.8 <sup>(2)</sup>	8P3	
AT25020AN-10SU-2.7 <sup>(2)</sup>	8S1	
AT25020AN-10SU-1.8 <sup>(2)</sup>	8S1	Lead-free/Halogen-free/ Industrial Temperature
AT25020A-10TU-2.7 <sup>(2)</sup>	8A2	(-40 to 85°C)
AT25020A-10TU-1.8 <sup>(2)</sup>	8A2	(-40 10 85 C)
AT25020AY1-10YU-1.8 <sup>(2)</sup> (Not recommended for new designs)	8Y1	
AT25020AY6-10YH-1.8 <sup>(3)</sup>	8Y6	
AT25020A-W1.8-11 <sup>(4)</sup>	Die Sale	Industrial Temperature (-40 to 85°C)

Notes: 1. For 2.7V devices used in the 4.5 to 5.5V range, please refer to performance values in Table on page 3 and Table 4 on page 4.

2. "U" designates Green Package + RoHS compliant.

3. "H" designates Green Package + RoHS compliant, with NiPdAu Lead Finish.

4. Available in waffle pack and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.

Package Type		
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)	
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)	
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)	
8Y6	8-lead, 2.00mm x 3.00mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)	
Options		
-2.7	Low Voltage (2.7 to 5.5V)	
-1.8	Low Voltage (1.8 to 5.5V)	

## **AT25040A Ordering Information**

Ordering Code	Package	Operation Range
AT25040A-10PU-2.7 <sup>(2)</sup>	8P3	
AT25040A-10PU-1.8 <sup>(2)</sup>	8P3	
AT25040AN-10SU-2.7 <sup>(2)</sup> AT25040AN-10SU-1.8 <sup>(2)</sup>	8S1 8S1	Lead-free/Halogen-free/
AT25040A-10TU-2.7 <sup>(2)</sup>	8A2	Industrial Temperature
AT25040A-10TU-1.8 <sup>(2)</sup>	8A2	(−40 to 85°C)
AT25040AY1-10YU-1.8 <sup>(2)</sup> (Not recommended for new designs)	8Y1	
AT25040AY6-10YH-1.8 <sup>(3)</sup>	8Y6	
AT25040A-W1.8-11 <sup>(4)</sup>	Die Sale	Industrial Temperature
A125040A-W1.6-11\'/		(–40 to 85°C)

Notes: 1. For 2.7V devices used in the 4.5 to 5.5V range, please refer to performance values in Table on page 3 and Table 4 on page 4.

2. "U" designates Green Package + RoHS compliant.

3. "H" designates Green Package + RoHS compliant, with NiPdAu Lead Finish.

4. Available in waffle pack and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.


Package Type		
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)	
8A2	8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)	
8Y1	8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)	
8Y6	8-lead, 2.00mm x 3.00mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)	
Options		
-2.7	Low Voltage (2.7 to 5.5V)	
-1.8	Low Voltage (1.8 to 5.5V)	






### **Packaging Information**





## AT25010A/020A/040A


### 8S1 – JEDEC SOIC








### 8A2 – TSSOP










### 8Y6 - Mini-Map



## **Revision History**

Doc. Rev.	Comments
3348J	Revision History implemented; Added ordering codes for At25020A and AT25040A.





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2006 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

