



# 12-Bit, 1-MSPS, 8-Channel, SAR ADC with Internal Reference and Internal Temperature Sensor

Check for Samples: ADS8028

# FEATURES

- Outstanding Performance:
  - Throughput: Up to 1 MSPS
  - No Missing Codes: 12 Bits
  - INL: ±0.5 LSB
  - SNR: 72 dB
- Highly Integrated:
  - Eight Analog Inputs
  - High-Resolution Internal Temperature Sensor
  - Nine-Channel Multiplexer with Channel Sequencer
  - Low-Drift Internal Voltage Reference
- Wide Supply Range:
  - Analog Supply (AVDD): 2.7 V to 5.25 V
  - Digital Supply (DVDD): 1.65 V to 5.25 V
- Low Power:
  - 17 mW at 1 MSPS
  - Flexible Power-Down Modes
- SPI<sup>™</sup>-Compatible Serial Interface: 20 MHz
- Small Footprint: 4-mm × 4-mm, Thin QFN-20

# **APPLICATIONS**

- Programmable Logic Controls (PLCs)
- Industrial Process Controls (IPCs)
- Telecommunications
- Power-Supply Monitoring
- PCB Hot-Spot Analysis
- Battery-Powered Applications


# DESCRIPTION

The ADS8028 is a 12-bit analog-to-digital converter (ADC), capable of operating at sampling speeds up to 1 MSPS. The device is based on a successive approximation register (SAR) core and provides an inherent sample-and-hold (SH) front-end.

In addition to having eight analog input channels, the ADS8028 offers an internal temperature sensor with 0.25°C resolution and an internal voltage reference. A nine-channel internal multiplexer enables multiple channels to be selected (including the internal temperature sensor) that are indefinitely scanned in a sequential manner. A simple SPI-compatible serial interface provides easy communication and control between the device and host controller. The digital supply can operate from 1.65 V to 5.25 V, enabling direct interface with a wide range of processors and controllers.

At full speed of 1 MSPS, the ADS8028 dissipates only 17 mW. The device offers flexible power-down modes to save power when conversions are not being performed. The ADS8028 performance is specified over the extended industrial temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C.

The ADS8028 is ideal for demanding measurement applications, such as sensor output monitoring, power-supply monitoring, and printed circuit board (PCB) hot-spot analysis, and is available in a small form-factor QFN-20 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION							
PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING	TRANSPORT MEDIA			
AD69029	QFN-20	RTJ	ADS8028IRTJ	Tape and Reel			
ADS8028				Tape and Reel			

# ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALUE	UNIT
AVDD to DGND, AGND		-0.3 to +7	V
DVDD to DGND, AGND		-0.3 to AVDD + 0.3	V
DGND to AGND		-0.3 to +0.3	V
Analog input (AIN0 to AIN	7) to AGND	-0.3 to AVDD + 0.3	V
Digital input (CS, DIN, SC	LK, PD/RST) to DGND	-0.3 to DVDD + 0.3	V
Digital output (DOUT, TM_BUSY) to DGND		-0.3 to DVDD + 0.3	V
REF to AGND		AVDD + 0.3	V
Input current to any pin (e	xcept supply), continuous	±10	mA
Operating temperature rar	nge	-40 to +125	°C
Storage temperature rang	e	-65 to +150	°C
Maximum junction temper	ature	+150	°C
Electrostatic discharge	Human body model (HBM)	±2000	V
(ESD) ratings:	Charge device model (CDM)	±500	V V V V V V V V V V V V C C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



### **ELECTRICAL CHARACTERISTICS**

Minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C. Typical specifications are at  $T_A = +25^{\circ}$ C. All specifications at AVDD = 2.7 V to 5.25 V, DVDD = 1.65 V to 5.25 V,  $f_{SAMPLE} = 1$  MHz,  $f_{SCLK} = 20$  MHz, and  $V_{REF} = 2.5$  V internal, unless otherwise noted.

			ADS8028			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOO	G INPUTS					
AINx	Analog input voltage		0		$V_{REF}$	V
		In sample mode		40		
	Input capacitance	In hold mode		8		pF
	Input bias current			±0.01		μA
SAMPLI	NG DYNAMICS					
		SCLK = 20 MHz		660	700	ns
	Conversion time	T <sub>SENSE</sub> temperature sensor channel			100	μs
	Acquisition time	Full-scale step input	100			ns
		SCLK = 20 MHz, AINx channel			1	MSPS
	Throughput rate	SCLK = 20 MHz, temperature measurement channel			10	kSPS
	Aperture delay				14	ns
	<b>F H H H H</b>	At 3 dB		30		MHz
	Full-power bandwidth	At 0.1 dB		10		MHz
	Step response			100		ns
	Overload recovery			100		ns
DC ACC	URACY		1			
	Resolution		12			Bits
	No missing codes		12			Bits
INL	Integral nonlinearity			±0.5	±1	LSB
DNL	Differential nonlinearity			±0.5	±0.99	LSB
	Offset error			±2	±4.5	LSB
	Offset error matching			±2.5	±4.5	LSB
	Offset temperature drift			4		ppm/°C
	Gain error			±1	±4	LSB
	Gain error matching			±1	±2.5	LSB
	Gain temperature drift			0.5		ppm/°C
DYNAMI		-			I	
SNR	Signal-to-noise ratio	50-kHz input, -0.5 dBFS	70	72		dB
SINAD	Signal-to-noise and distortion ratio	50-kHz input, –0.5 dBFS	70	71		dB
THD	Total harmonic distortion	50-kHz input, –0.5 dBFS		-82	-77	dB
SFDR	Spurious-free dynamic range	50-kHz input, -0.5 dBFS	77.5	84		dB
		f <sub>A</sub> = 40.1 kHz, f <sub>B</sub> = 41.5 kHz				
IMD	Intermodulation distortion	Second-order terms		-84		dB
		Third-order terms		-93		
	Channel-to-channel isolation	$f_{IN} = 50 \text{ kHz}, f_{NOISE} = 60 \text{ kHz}$		-100		
INTERN	AL REFERENCE OUTPUT		1			
	Reference output voltage	±0.3% maximum at +25°C	2.4925	2.5	2.5075	V
	Long-term stability			150		
	Output voltage hysteresis			50		
	Internal reference output impedance			1		
	Internal reference temperature coefficient			12	35 <sup>(1)</sup>	
	Internal reference noise	10-MHz bandwidth		60	50	

(1) Sample tested during initial release to ensure compliance.

www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

Minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C. Typical specifications are at  $T_A = +25^{\circ}$ C. All specifications at AVDD = 2.7 V to 5.25 V, DVDD = 1.65 V to 5.25 V,  $f_{SAMPLE} = 1$  MHz,  $f_{SCLK} = 20$  MHz, and  $V_{REF} = 2.5$  V internal, unless otherwise noted.

				ADS8028			
	PARAME	ΓER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTER	NAL REFERENCE INF	TUT					
	External reference	input voltage range		1		AVDD	V
	DC leakage current				±0.01	±1	μA
TEMPE	RATURE SENSOR						
	Operating range			-40		+125	°C
	Accuracy		$T_A = -40^{\circ}C$ to $+125^{\circ}C$		±1	±3	°C
	Resolution		LSB size		0.25		°C
DIGITAI	INPUT AND OUTPU	т		·			
V <sub>IH</sub>				0.7 DVDD			V
V <sub>IL</sub>	V <sub>IL</sub> V <sub>OH</sub> Logic level					0.3 DVDD	V
V <sub>OH</sub>			SDO load = 20 pF, $I_{SOURCE}$ = 500 $\mu$ A	0.8 DVDD			V
V <sub>OL</sub>			SDO load = 20 pF, $I_{SINK}$ = 500 $\mu$ A			0.2 DVDD	V
					5		pF
I <sub>IN</sub>	Input current		0 V < V <sub>DigitalInput</sub> < DVDD		±0.01	±1	μA
POWER	-SUPPLY REQUIREM	ENTS					
	VDD Analog supply		Internal reference mode	2.7	3.0	5.25	
AVDD			External reference mode with $V_{EXT_{REF}} \le 2.7 \text{ V}$	2.7	3.0	5.25	V
			External reference mode with $V_{EXT_{REF}} > 2.7 V$	V <sub>EXT_REF</sub>		5.25	
DVDD	Digital supply			1.65	3.0	5.25	V
SUPPLY	CURRENT			÷			
I <sub>TOTAL</sub>	Total current <sup>(2)</sup>						
		On a section of	AVDD = 3.6 V, DVDD = 3.6 V		5.8	6.3	mA
	Normal mode	Operational	AVDD = 5.25 V, DVDD = 5.25 V		7	7.5	mA
	ivormai mode		AVDD = 3.6 V, DVDD = 3.6 V		4.1	4.6	mA
		Static	AVDD = 5.25 V, DVDD = 5.25 V		4.5	5	mA
	STANDBY mode	·	AVDD = 3.6 V, DVDD = 3.6 V		1.5	2.5	mA
	Power-down mode		AVDD = 3.6 V, DVDD = 3.6 V		1	10	μA

(2)  $I_{TOTAL}$  is the total current flowing in AVDD and DVDD.



## **ELECTRICAL CHARACTERISTICS (continued)**

Minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C. Typical specifications are at  $T_A = +25^{\circ}$ C. All specifications at AVDD = 2.7 V to 5.25 V, DVDD = 1.65 V to 5.25 V,  $f_{SAMPLE} = 1$  MHz,  $f_{SCLK} = 20$  MHz, and  $V_{REF} = 2.5$  V internal, unless otherwise noted.

				ADS8028		UNIT
PARAMETER		TEST CONDITIONS	MIN TYP		MAX	
POWER CONSUMPTION						
Power consumption	n					
		AVDD = DVDD = 3.0 V		17	18.9	mW
	Operational	AVDD = DVDD = 3.6 V		20.9	22.7	mW
Normal mode		AVDD = DVDD = 5.25 V		36.8	39.4	mW
	Statia	AVDD = DVDD = 3.6 V		14.8	16.6	mW
	Static	AVDD = DVDD = 5.25 V		23.6	26.2	mW
STANDBY mode		AVDD = DVDD = 3.6 V		5.4	9	mW
Power-down mode		AVDD = DVDD = 3.6 V		3.6	36	μW
EMPERATURE						
Operating tempera	ature range		-40		+125	°C

#### THERMAL INFORMATION

		ADS8028		
	THERMAL METRIC <sup>(1)</sup>	RTJ (QFN)	UNITS	
		20 PINS		
$\theta_{JA}$	Junction-to-ambient thermal resistance	32.8		
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	27.8		
$\theta_{JB}$	Junction-to-board thermal resistance	9.3	80 AM	
ΨJT	Junction-to-top characterization parameter	0.3	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	9.3		
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	1.9		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### PARAMETER MEASUREMENT INFORMATION

# TIMING CHARACTERISTICS




Figure 1. Serial Interface Timing Diagram

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN	TYP MAX	UNIT
f <sub>SCLK</sub>	External serial clock frequency			20	MHz
t <sub>SCLK</sub>	External interface clock time period		50		ns
t <sub>PH_SCLK</sub>	SCLK high pulse width		0.4 t <sub>SCLK</sub>	0.6 t <sub>SCLK</sub>	ns
t <sub>PL_SCLK</sub>	SCLK low pulse width		0.4 t <sub>SCLK</sub>	0.6 t <sub>SCLK</sub>	ns
	Conversion time:			t <sub>SU_CSCK</sub> + 13 t <sub>SCLK</sub>	ns
CONV	For channels AIN0 to AIN7	f <sub>SCLK</sub> = 20 MHz		700	ns
fsclk   tsclk   tpl_sclk   tpl_sclk   tpl_sclk   tconv   tph_csz   tacq   tsu_csck   tpv_csdo   tb_ckdo   tb_ckdo   tb_cckdo   tb_cckdo   tbz_cckdo   tby_csbot   tpz_csbot   tby_csbot	For internal temperature sensor measurement			100	μs
t <sub>PH_CSZ</sub>	CS high pulse width		6		ns
t <sub>ACQ</sub>	Acquisition time (for channel AINx)	f <sub>SCLK</sub> = 20 MHz	100		ns
t <sub>su_cscк</sub>	Setup time: CS to SCLK falling edge		10		ns
t <sub>DV_CSDO</sub>	Delay time between $\overline{CS}$ falling edge to DOUT enabled			17	ns
	Delay time between SCLK falling edge to (new) data available on DOUT	DVDD = 1.65 V to 3 V		32	ns
t <sub>D_CKDO</sub>		DVDD = 3 V to 3.6 V		29	ns
		DVDD = 3.6 V to 5.25 V		6 n:   100 n:   10 n:   10 n:   11 n:   12 27	ns
t <sub>нт_скро</sub>	Hold time: SCLK falling edge to (previous) data valid on DOUT		10		ns
t <sub>DZ_CKDO</sub>	Delay time between 16th SCLK falling edge to DOUT going to high-impedance		12	27	ns
<sup>t</sup> DZ_CSDO	Delay time between $\overline{\text{CS}}$ going high to DOUT going to high-impedance			26	ns
t <sub>SU_CKDI</sub>	DIN setup time before SCLK falling edge		5		ns
t <sub>НТ_СКО</sub>	DIN hold time after SCLK falling edge		4		ns
ACQ_TMP	TM_BUSY falling edge to CS falling edge		100		ns
tpu_standby	Power-up time after coming out of STANDBY mode			1	μs
t <sub>POWER_UP</sub>	Power-up time after coming out of power-down mode	Internal reference mode, 10-µF capacitor on REF pin		6	ms


#### Timing Requirements for Figure 1<sup>(1)</sup>

(1) Specifications apply from  $T_A = -40^{\circ}C$  to +125°C, AVDD = 2.7 V to 3.6 V, DVDD = 1.65 V to 5.25 V,  $V_{REF} = 2.5$  V internal, load on DOUT = 15 pF || 100 k $\Omega$ , and  $t_R = t_F = 5$  ns (10% to 90% of DVDD) and timed from a voltage level of 0.5 DVDD, unless otherwise noted.

TEXAS INSTRUMENTS

www.ti.com

### **PIN CONFIGURATIONS**



(1) The exposed thermal pad on the bottom of the package must be soldered to the printed circuit board (PCB) ground for proper functionality and heat dissipation.

NOTE: NC = no connection.

#### **PIN ASSIGNMENTS**

NAME	PIN	FUNCTION	DESCRIPTION						
AGND	6	Supply	Analog ground						
AIN0	18	Analog input	Analog input channel 0						
AIN1	19	Analog input	Analog input channel 1						
AIN2	20	Analog input	Analog input channel 2						
AIN3	1	Analog input	Analog input channel 3						
AIN4	2	Analog input	Analog input channel 4						
AIN5	3	Analog input	Analog input channel 5						
AIN6	4	Analog input	Analog input channel 6						
AIN7	5	Analog input	Analog input channel 7						
AVDD	10	Supply	ADC operation supply voltage						
CS	11	Digital input	Chip select; active low logic input						
DGND	9	Supply	Digital ground						
DIN	13	Digital input	SPI data input						
DOUT	14	Digital output	SPI data output						
DVDD	16	Supply	ADC interface supply voltage						
NC	8	_	This pin has no internal connection. Any passive component connected to this pin does not affect device functionality.						
PD/RST	17	Digital input	Dual function pin for power-down and reset operation; active low logic input						
REF	7	Analog input/output	ADC internal reference output or ADC external reference input						
SCLK	15	Digital input	SPI clock						
Thermal pad	_	Thermal pad	Exposed thermal pad; this pin should be soldered to the PCB ground for proper functionality and heat dissipation						
TM_BUSY	12	Digital input	Busy output; this pin transitions high and remains high during conversion for temperature sensor input						

TEXAS INSTRUMENTS

www.ti.com

SBAS549B-MAY 2011-REVISED MARCH 2012

**TYPICAL CHARACTERISTICS** All plots at  $T_A = +25^{\circ}C$ , AVDD = 3.0 V, DVDD = 3.0 V,  $f_{SAMPLE}$  = 1 MHz,  $f_{SCLK}$  = 20 MHz, and  $V_{REF}$  = 2.5 V internal, unless otherwise noted. **TYPICAL FFT** INL vs V<sub>REF</sub> 0 0.6 f<sub>SAMPLE</sub> = 1.176 MHz  $f_{IN} = 41.68 \text{ kHz}$ -20 0.4 f<sub>SCLK</sub> = 20 MHz Maximum INL Intergral Nonlinearity (LSB) SNR = 72.7 dB -40 THD = -93.6 dB 0.2 Amplitude (dB) -60 0 Minimum INL -80 -0.2 -100 AVDD = 5 V -0.4 -120 DVDD = 5Vاشطيدا ماطالها External Reference Mode **FTT** [ ] ] ] TIT -140-0.6 0 50 100 150 200 250 300 350 400 450 500 1.5 2 2.5 3 3.5 4 4.5 1 5 Input Frequency (kHz) Reference Voltage (V) G000 G001 Figure 2. Figure 3. TYPICAL ADC INL DNL vs V<sub>REF</sub> 0.6 1 0.8 0.4 Differential Nonlinearity (LSB) Intergral Nonlinearity (LSB) 0.6 Maximum DNL 0.4 0.2 0.2 0 0 Minimum DNL -0.2 -0.2 -0.4 AVDD = 5 V -0.6 -0.4 DVDD = 5 V -0.8 External Reference Mode -1 -0.6 1536 2048 2560 512 1024 3072 3584 4096 1.5 2 2.5 3 3.5 4.5 0 4 5 1 ADC Output Code (LSB) Reference Voltage (V) G002 G003 Figure 4. Figure 5. TYPICAL ADC DNL ENOB vs V<sub>REF</sub> 12 1 0.8 Effective Number Of Bits (ENOB) Differential Nonlinearity (LSB) 0.6 11 0.4 0.2 0 10 -0.2 -0.4 9 -0.6 AVDD = 5 V DVDD = 5 V -0.8 External Reference Mode 8 -1 512 1024 1536 2048 2560 3072 3584 2 0 4096 1 3 4 5

Submit Documentation Feedback

G004

G006

Reference Voltage (V)

Figure 7.




#### www.ti.com


# **TYPICAL CHARACTERISTICS (continued)**

All plots at  $T_A = +25^{\circ}C$ , AVDD = 3.0 V, DVDD = 3.0 V,

 $f_{SAMPLE}$  = 1 MHz,  $f_{SCLK}$  = 20 MHz, and  $V_{REF}$  = 2.5 V internal, unless otherwise noted.













Figure 12.



THD vs INPUT FREQUENCY FOR VARIOUS SOURCE IMPEDANCES










SBAS549B-MAY 2011-REVISED MARCH 2012






#### www.ti.com

# **TYPICAL CHARACTERISTICS (continued)**

All plots at  $T_A = +25^{\circ}C$ , AVDD = 3.0 V, DVDD = 3.0 V,

 $f_{SAMPLE}$  = 1 MHz,  $f_{SCLK}$  = 20 MHz, and  $V_{REF}$  = 2.5 V internal, unless otherwise noted.






G034

Time (Seconds)

Figure 30.



**TYPICAL CHARACTERISTICS (continued)** 

SBAS549B-MAY 2011-REVISED MARCH 2012

## All plots at $T_A = +25^{\circ}C$ , AVDD = 3.0 V, DVDD = 3.0 V,

www.ti.com



(1)

#### OVERVIEW

The ADS8028 is a 12-bit successive-approximation register (SAR) analog-to-digital converter (ADC) that can support throughput rates up to 1 MSPS. The device features a 2.5-V internal reference, but can also function with an external reference source. The analog input range is 0 V to  $V_{REF}$ . The device supports eight single-ended analog inputs and integrates an internal temperature sensor. A nine-channel (eight analog inputs plus the internal temperature sensor) internal multiplexer allows selection of multiple channels to be scanned sequentially. Additionally, this scan sequence can be repeated indefinitely with minimal intervention.

The internal temperature sensor has a resolution of 0.25°C and measures the ADS8028 die temperature. To measure the temperature of an external heat source, thermal resistance should be minimized between the heat source and the ADS8028 thermal pad (refer to the *Application Information* section for more details).

The ADS8028 consumes only 17 mW of power at 1 MSPS and also provides hardware (PD) and software (STANDBY) selectable low-power modes for optimal power usage.

The device provides an SPI-compatible serial interface that can operate up to 20 MHz over a wide supply range (DVDD = 1.65 V to 5.25 V). The ADS8028 operates with one cycle latency, thus the conversion result performed in one cycle can be read out in the subsequent cycle.

#### ANALOG INPUTS AND MULTIPLEXER

The ADS8028 has eight single-ended analog input channels (AIN0 to AIN7). Figure 31 shows an equivalent circuit for each analog input pin. The two diodes,  $D_1$  and  $D_2$ , provide electrostatic discharge (ESD) protection for the individual analog pins. These diodes can conduct approximately 10 mA of current without causing irreversible damage to the device. Diode  $D_1$  turns on when AINx is greater than AVDD + 0.3 V and diode  $D_2$  turns on when AINx is less than AGND – 0.3 V. Therefore, care must be taken to always ensure that Equation 1 is met.

AGND - 0.3 V < AINx < AVDD + 0.3 V




Figure 31. Equivalent Analog Input Circuit

Capacitor C<sub>PIN</sub> is approximately 8 pF. Resistor R<sub>S</sub> represents the sampling switch on-state resistance plus the input multiplexer on-state resistance. The total resistance is approximately 130  $\Omega$ . C<sub>SAMPLE</sub> is the ADC sampling capacitor, typically 40 pF.

The ADS8028 contains a nine-channel input multiplexer that either allows one of the eight analog input channels or the internal temperature sensor to be converted. Multiple channels can be converted in a predetermined sequence; this sequence can be repeated indefinitely with appropriate Control Register settings (refer to the *Modes of Operation* section for more details). On power-up, no channel is selected for conversion and SDO returns all '1's. One write cycle must be executed to select the channels and start the conversion process.

In order to achieve specified signal-to-noise ratio (SNR) and total-harmonic-distortion (THD) performance, especially at higher input frequencies, it is recommended to drive each analog input pin with a low impedance source. An external amplifier can also be used to drive the input pins. A simple RC low-pass filter can be used on the analog input pins to reduce the input signal bandwidth and remove the noise components at higher frequencies (refer to the *Application Information* section for more details).



#### **TEMPERATURE SENSOR**

The internal temperature sensor measures the ADS8028 die temperature. The temperature sensor can be selected for conversion by setting the  $T_{SENSE}$  bit in the Control Register to '1'. The TM\_BUSY pin goes high as soon as the temperature sensor is selected for conversion and remains high until the conversion is completed (100 µs, max).

The operating temperature range for this internal temperature sensor is limited by the operating temperature range of the ADS8028 (-40°C to +125°C).

#### Modes of Operation

The ADS8028 temperature sensor can operate in two modes: normal mode and averaging mode.

#### Normal Mode

To operate in normal mode (without the averaging feature), the TMP\_AVG bit in the Control Register should be set to '0' and the  $T_{SENSE}$  bit in the Control Register should be set to '1'. Output data are the result of a single conversion performed on the temperature sensor. This mode is the default mode of operation for the temperature sensor. A single conversion on the temperature sensor takes 100  $\mu$ s, max.

#### Averaging Mode

In this mode, the ADS8028 provides rolling average filtering to increase the accuracy of the temperature sensor measurement. To activate this filter, the TMP\_AVG bit in the Control Register should be set to '1'. This bit must be set to '1' in subsequent write operations for the duration of the filter operation. Resetting the TMP\_AVG bit to '0' resets and deactivates the filter and places the ADS8028 in a normal mode of operation.

When the TMP\_AVG and  $T_{SENSE}$  bits are both set to '1', the temperature sensor is selected and the conversion result is sent to the filter block. The filter block output is given by Equation 2:

New\_Average\_Result = 
$$\frac{7}{8}$$
 (Previous\_Average\_Result) +  $\frac{1}{8}$  (Current\_Result) (2)


This output can be read during the next conversion cycle. After enabling the averaging feature, the first ADS8028 output data are the same as the temperature sensor conversion result. Averaging starts taking effect from the subsequent conversion performed on the temperature sensor.

#### Temperature Sensor Data Format

The temperature sensor, along with the ADC, gives 0.25°C resolution over the operating temperature range. The temperature reading from the ADC is in 12-bit twos complement format, as shown in Table 1.

TEMPERATURE (°C)	DIGITAL OUTPUT
-40	1111 0110 0000
-25	1111 1001 1100
-10	1111 1101 1000
-0.25	1111 1111 1111
0	0000 0000 0000
+0.25	0000 0000 0001
+10	0000 0010 1000
+25	0000 0110 0100
+50	0000 1100 1000
+75	0001 0010 1100
+100	0001 1001 0000
+105	0001 1010 0100
+125	0001 1111 0100

#### Table 1. Temperature Data Format



**ISTRUMENTS** 

If the output data MSB is '0', the temperature can be calculated with Equation 3:

Temperature = 
$$V_{EXT_REF} \left( \frac{ADC_Code}{10} + 109.3 \right) - 273.15$$

where:

V<sub>EXT\_REF</sub> is the value of the external reference voltage

If the output data MSB is '1', the temperature can be calculated with Equation 4:

Temperature = 
$$V_{\text{EXT}_{\text{REF}}} \left( \frac{\text{ADC}_{\text{Code}} - 4096}{10} + 109.3 \right) - 273.15$$

where:

V<sub>EXT REF</sub> is the value of the external reference voltage

For a 2.5-V reference (internal or external), Equation 3 and Equation 4 simplify to Equation 5 and Equation 6, respectively.

Positive Temperature = 
$$\frac{ADC\_Code}{4}$$
 (5)

Negative Temperature = 
$$\frac{4096 - ADC_Code}{4}$$

## REFERENCE

The ADS8028 can operate with either an internal voltage reference or an optional external reference. The type of reference used is set by the EXT\_REF bit in the Control Register.

The internal reference is selected when the EXT\_REF bit is set to '0'. A 2.5-V output of the internal reference is available on the REF pin. A 10- $\mu$ F decoupling capacitor is recommended between the REF and AGND pins. The reference circuit requires 5.5 ms to charge the decoupling capacitor. The internal reference is capable of sourcing up to 2 mA of current and is designed to drive the ADS8028. It is recommended to buffer this output for use elsewhere in the system.

The ADS8028 can operate with an external reference when the EXT\_REF bit is set to '1'. An external reference can be supplied through the REF pin. By default, the ADS8028 powers up in internal reference mode and must be programmed to function with an external reference. Until such a time, the ADS8028 draws additional current from the external reference source. This current is limited to 20 mA, using internal protection circuitry. Texas Instruments' REF5025 can be used as external reference source for the ADS8028.

(3)

(4)



SBAS549B-MAY 2011-REVISED MARCH 2012

#### ADC TRANSFER FUNCTION

The ADS8028 output is in straight binary format for all analog input channels (AIN0 to AIN7) and is in twos complement format for the temperature sensor conversion result. The transition in output code occurs at every LSB step. For the ADS8028, LSB step size is  $V_{REF}$ /4096. The ideal ADS8028 transfer characteristic for straight binary coding is shown in Figure 32.




Figure 32. Straight Binary Transfer Characteristic



ADS8028

#### www.ti.com

#### SERIAL INTERFACE

Figure 33 shows a detailed ADS8028 serial interface timing diagram. The device uses the serial clock (SCLK) for internal conversion and for data transfer into and out of the device.

The <u>CS</u> signal defines one frame of conversion and serial transfer. The ADS8028 samples the analog input on the CS falling edge. The sample-and-hold circuit enters into hold mode and the serial data bus comes out of 3-state. The subsequent 16 SCLK cycles are used for conversion and data transfer. As shown in Figure 33, the MUX selects the programmed channel and the sample-and-hold circuit enters into hold mode on the 14th SCLK falling edge. The DOUT pin goes back to 3-state on the 16th SCLK falling edge or on the CS rising edge (whichever occurs first). For a valid read or write operation to the ADS8028, 16 clocks must be provided on the SCLK pin between the CS falling edge to the subsequent CS rising edge. If the CS rising edge occurs before 16 SCLKs have elapsed, the conversion is terminated, the DOUT line goes back into 3-state, and the Control Register is not updated.




Figure 33. Serial Interface Timing Diagram

Refer to Table 3 for the ADS8028 output data format. Bits ADD[3:0] specify the channel selected for conversion and bits DB[11:0] are the conversion result for the selected channel.

A CS falling edge brings the DOUT pin out of 3-state and also outputs the ADD3 bit on the DOUT pin. The next 15 bits of data (ADD2 to DB0) are clocked out on the subsequent SCLK falling edges. Therefore, the first SCLK falling edge outputs the ADD2 bit on DOUT and can also be used by the microcontroller or digital signal processor (DSP) to read the first bit (ADD3). Similarly, bit DB0 is clocked out on the 15th SCLK falling edge and can be read by the microcontroller or DSP on the 16th SCLK falling edge. The 16th SCLK falling edge also puts the DOUT pin into 3-state.

When using a slower SCLK, it may be possible for the microcontroller or DSP to read the data on each SCLK rising edge. The first SCLK rising edge (after the  $\overline{CS}$  falling edge) reads ADD3 and the 15th SCLK rising edge reads DB0.

Data provided on the DIN pin are clocked into the ADS8028 on the first 16 SCLK falling edges (after the  $\overline{CS}$  falling edge). However, if the WRITE bit is not set to '1', the ADS8028 ignores the subsequent 15 bits of data (refer to the *Data Write Operation* section for more details).

# DATA WRITE OPERATION

## **Control Register Settings**

The ADS8028 operation is controlled by the status of the internal Control Register. Data written into the Control Register decide the configuration of the ADS8028 for the next conversion cycle. The Control Register is 16 bits wide, and only supports write operation. The Control Register can be written to with the serial interface. Data on the DIN pin are loaded into the Control Register on the first 16 SCLK falling edges (after a CS falling edge). The bit functions are outlined in Table 2. On power-up, the default Control Register content is all '0's.

#### Table 2. Control Register Bit Functions

		Tuble		gister bit i ui						
MSB										
15	14	13	12	11	10	9	8			
WRITE	REPEAT	AINO	AIN1	AIN2	AIN3	AIN4	AIN5			
							LSB			
7	6	5	4	3	2	1	0			
AIN6	AIN7	T <sub>SENSE</sub>	Х	Х	EXT_REF	TMP_AVG	STANDBY			
Bit 15	WRITE: Write to Control Register Enable write operation. 0 = Write disabled; Control Register is not updated and the next 15 bits are ignored (default) 1 = Write enabled; the next 15 bits update the Control Register									
Bit 14	REPEA	T: Repeat con	version mod	е						
	0 = Disa	conversion rep ble repeat con ble repeat con	version mode		es of Operation	section).				
Bits[13:6]	AIN[0:7]	։ Analog inpւ	it channel se	lection						
	0 = AIN	Nx bit correspo < channel is no < channel is se	t selected for	conversion (de	g input channe efault)	el, AIN0 to AIN	17.			
Bit 5	T <sub>SENSE</sub> :	Internal temp	erature senso	or selection						
	0 = Inter	•	re sensor outp	ut is not selec	on in subseque ted for convers for conversion	•				
Bits[4:3]	X: Don'	t care								
Bit 2	EXT_RE	F: Reference	source selec	tion						
	This bit selects the reference source for the next conversion. 0 = Internal reference is used for the next conversion (default) 1 = External reference is used for the next conversion									
Bit 1	TMP_A	/G: Temperat	ure sensor av	veraging sele	ction					
	This bit selects the mode of operation for the temperature sensor channel; this bit is ignore if bit 5 is set to '0'. 0 = Averaging is disabled on the temperature sensor result (default) 1 = Averaging is enabled on the temperature sensor result									
Bit 0	STAND	BY: STANDB	mode select	tion						
	0 = The	sets the mode ADS8028 ope ADS8028 goe	rates in norma	al mode (defau	ılt)					



ADS8028

www.ti.com

### DATA READ OPERATION

Table 3 shows the ADS8028 output data format. Bits ADD[3:0] specify the channel selected for conversion and bits DB[11:0] are the conversion result for the selected channel.

ADD3	ADD2	ADD1	ADD0	ANALOG INPUT CHANNEL
0	0	0	0	AINO
0	0	0	1	AIN1
0	0	1	0	AIN2
0	0	1	1	AIN3
0	1	0	0	AIN4
0	1	0	1	AIN5
0	1	1	0	AIN6
0	1	1	1	AIN7
1	0	0	0	T <sub>SENSE</sub> without averaging
1	0	0	1	T <sub>SENSE</sub> with averaging

Table 3. Channel Address Bits

#### Analog Input Channel

A  $\overline{\text{CS}}$  falling edge brings the DOUT pin out of 3-state and also outputs the ADD3 bit on the DOUT pin. The next 15 bits of data (ADD2 to DB0) are clocked out on the subsequent SCLK falling edges. Therefore, the first SCLK falling edge outputs the ADD2 bit on DOUT and can also be used by the microcontroller or DSP to read the first bit (ADD3). Similarly, bit DB0 is clocked out on the 15th SCLK falling edge and can be read by the microcontroller or DSP on the 16th SCLK falling edge. The 16th SCLK falling edge also puts the DOUT pin into 3-state.

When using a slower SCLK, it may be possible for the microcontroller or DSP to read the data on each SCLK rising edge. The first SCLK rising edge (after the  $\overline{CS}$  falling edge) reads ADD3 and the 15th SCLK rising edge reads DB0.




www.ti.com


#### **Internal Temperature Sensor Channel**

The internal temperature sensor can be selected for conversion by writing a '1' to the T<sub>SENSE</sub> bit in the Control Register. On the next CS falling edge, the TM\_BUSY pin goes high and remains high throughout the temperature sensor conversion process. When the TM\_BUSY pin goes high, 16 clocks are required to execute one valid read or write cycle: to read the previous conversion result and to program the next conversion settings. However, any subsequent read or write operations are ignored until TM\_BUSY goes low; CS is ignored, the Control Register is not updated, and DOUT returns all '1's.

The ADS8028 takes 100  $\mu$ s (max) to measure and convert the temperature channel. A TM\_BUSY signal falling edge can be used to initiate a read operation in order to read the temperature conversion result. However, t<sub>ACQ</sub> must be allowed to elapse between the TM\_BUSY falling edge and the subsequent CS falling edge to ensure that the subsequent conversion has sufficient acquisition time. Figure 34 shows the temperature sensor conversion sequence.

After TM\_BUSY goes high, the temperature conversion can be aborted by writing a '1' to the STANDBY bit in the first write operation. The device aborts the ongoing conversion and enters STANDBY mode on the 16th SCLK falling edge.





#### MODES OF OPERATION

#### Channel Scanning

The ADS8028 offers different modes of operation that can be selected by programming the Control Register. Channel-scanning modes enable any of the nine channels to be selected for conversion and also allow the selected channels to be repeatedly converted. Low-power modes allow power consumption and throughput rate ratio to be optimized.

#### Single or Multiple Channels: One Conversion

The ADS8028 can be configured to convert any of the nine channels by writing a '1' to the Control Register bit associated with the desired channel. After power-up, a valid write operation must be executed on the Control Register to select the desired channel. In this mode, the REPEAT bit in the Control Register should be set to '0'. The selected channel is converted in the second frame and the conversion result can be clocked out in the third frame. During the second frame, the Control Register can be written to select the channel to be converted in the third frame. Figure 35 shows a diagram of this configuration.





Figure 35. Configuring a Conversion and Read with the ADS8028 (One Channel Selected for Conversion, REPEAT = 0)



If multiple channels are selected by writing a '1' to all associated bits in the Control Register, the ADS8028 converts all selected channels sequentially (in ascending order) in successive frames as defined by the  $\overline{CS}$  falling edges. When all selected channels in the Control Register are converted, the ADS8028 stops conversions and waits for a valid write operation to be executed in the Control Register to select the next channel to be converted. This operation is shown in Figure 36. DOUT returns all '1's if the conversion sequence is completed or if no channel is selected. When the ADS8028 begins to convert the first channel in the selected channel sequence, the WRITE bit in the Control Register must be set to '0' in any subsequent frames to avoid interrupting the selected sequence.



(Numerous Channels Selected for Conversion, REPEAT = 0)

#### Single or Multiple Channels: Repeated Conversions

The ADS8028 can be programmed to repeatedly convert either a single channel or a sequence of channels without having to reprogram the Control Register. To operate in this mode, execute a valid write operation to the Control Register. During this write operation, the REPEAT bit in the Control Register should be set to '1' and the desired channels should be selected by writing a '1' to the associated bits. Thereafter, the ADS8028 continuously cycles through the selected channels in ascending order, beginning with the lowest channel and converting all channels selected in the Control Register. On completion of the sequence, the ADS8028 returns to the first selected channel in the Control Register and repeats the sequence.

TEXAS INSTRUMENTS

#### SBAS549B-MAY 2011-REVISED MARCH 2012

www.ti.com

The ADS8028 continues to operate in repeat mode until a valid write operation is executed to reprogram the Control Register. When the Control Register is updated, the ADS8028 comes out of repeat mode and begins operating as per the new programmed settings. Therefore, to continue in repeat mode and to avoid accidentally overwriting the Control Register, it is recommended that the WRITE bit in the Control Register be set to '0' while operating in repeat mode. Figure 37 illustrates the repeat mode of operation.




Figure 37. Configuring a Conversion and Read in Repeat Mode

#### Low-Power Modes

In normal mode of operation, all internal ADS8028 blocks are always powered up and the device is always ready to initiate a new conversion. This architecture enables the ADS8028 to support the 1-MSPS rated throughput rate. However, the ADS8028 also supports two low-power modes that can be used to optimize the power consumption and throughput rate ratio. In these low-power modes, some internal ADS8028 blocks are powered up or down as the operation requires. This flexibility reduces the overall power consumption at lower throughput rates.

#### STANDBY Mode

In STANDBY mode, only part of the ADS8028 internal circuitry is powered down. The internal reference is not powered down and, therefore, the ADS8028 can be fully powered up within 1  $\mu$ s. To enter STANDBY mode, a valid write operation should be executed to the Control Register with the STANDBY bit set to '1'. The ADS8028 enters STANDBY mode on the  $\overline{CS}$  rising edge following this write operation.

The temperature sensor averaging function is also reset when the device enters STANDBY mode. While in STANDBY mode, any read operation on the ADS8028 returns all '1's on the DOUT pin.

The ADS8028 remains in STANDBY mode until the STANDBY bit in the Control Register is reset to '0' using a valid write operation. Then, the ADS8028 starts powering up on the CS rising edge following this write operation. One valid Control Register write cycle must complete in order to update the desired channels for subsequent conversions. After successful completion of these two write cycles, the device enters a normal mode of operation and operates with one cycle latency.



SBAS549B-MAY 2011-REVISED MARCH 2012

It takes four serial transfer cycles for the ADS8028 to exit STANDBY mode and transmit the first valid conversion data, as shown in Figure 38. The first cycle updates the STANDBY bit to '0'; the second cycle selects the channels and operation mode; the third cycle converts the selected channel; and the result of this conversion can be clocked out in the fourth cycle.




Figure 38. STANDBY Mode of Operation

#### Power-Down Mode

In power-down mode, all internal ADS8028 circuitry (including the internal reference) is powered down and the Control Register is reset to the default values. The temperature sensor averaging feature is reset and disabled.

The ADS8028 can be placed into power-down mode by pulling the PD/RST pin to a logic low state for at least 90 ns. The PD/RST pin is asynchronous to the clock; thus, it can be triggered at any time regardless of the status of other ADS8028 pins (including the analog input channels). When the device is in power-down mode, any activity on the digital input pins (apart from the PD/RST pin) is ignored and the device does not take input-dependent current from the analog input pins.

The ADS8028 powers up in default condition when the  $\overline{PD}/RST$  pin is pulled back to a logic high level. Conversions can begin when t<sub>POWER UP</sub> has elapsed.



SBAS549B-MAY 2011-REVISED MARCH 2012

#### RESET

The ADS8028 can be RESET by pulling the  $\overline{PD/RST}$  pin to a logic low state for no longer than 60 ns. This input is asynchronous to the clock. On RESET, the Control Register bits are set to the default state and the temperature sensor averaging feature is reset and disabled. When the  $\overline{PD/RST}$  is pulled back to a logic high state, the ADS8028 is placed in normal mode. One valid write operation must be executed on the Control Register in order to configure the ADS8028 and to select the channels before initiating conversions.

Note that PD/RST is a dual-function pin. Figure 39 shows the timing of this pin and Table 4 explains the usage of this pin.




Figure 39. PD/RST Pin Timing

Table 1	DD/DCT	Din Eurotionality	
Table 4.	PD/ROI	<b>Pin Functionality</b>	

CONDITION	DEVICE MODE					
t <sub>PL_PDRST</sub> < 60 ns	RESET (device does not enter power-down mode)					
60 ns < t <sub>PL_PDRST</sub> < 90 ns	Device RESET. The ADS8028 may or may not enter power-down mode. This setting is not recommended.					
t <sub>PL_PORST</sub> > 90 ns	Device enters power-down mode					

#### POWER SUPPLY

The ADS8028 has two separate power supplies: AVDD and DVDD. The ADC operates on an AVDD power supply; the DVDD supply is used for the interface circuits. AVDD and DVDD can be set independently to any value within the permissible range; however, care must be taken to ensure that Equation 7 is fulfilled.  $DVDD \le AVDD + 0.3 V$  (7)

The ADS8028 contains an internal power-on-reset (POR) circuit that resets the Control Register to the default value (all zeros). Therefore, by default, the ADS8028 powers up in internal reference mode. To continue with the internal reference, a 5.5-ms delay must elapse before initiating the first conversion.

To operate with an external reference, there is no required delay for the internal reference to power-up. The ADS8028 digital interface is fully functional 500 µs after power-up. Therefore, after a 500-µs delay, a valid write operation can be executed to the Control Register to program the device in external reference mode and to select the channels for conversion.



### **APPLICATION INFORMATION**

#### **USAGE OF INTERNAL TEMPERATURE SENSOR**

The ADS8028 accurately measures and converts the temperature of its own silicon die. Most of the heat transfer between any external heat source and the ADS8028 die occurs via the thermal pad. Therefore, the ADS8028 can be used to measure the temperature of any external heat source by minimizing the thermal resistance between the heat source and the device thermal pad.

### **APPLICATION CIRCUITS**

#### ADC Driver

The OPA836 is a low-power, 205-MHz bandwidth op amp with 560-V/µs slew rate, and is an excellent driver for the ADS8028 SAR ADC for high ac performance at maximum throughput (1 MSPS). The high bandwidth of the OPA836 is able to correct for fast load transients created by the SAR ADC switching behavior. An RC circuit inserted between the OPA836 and ADS8028 is recommended to further aid the overall circuit performance. This configuration is shown in Figure 40. The RC filter effectively limits the full-power bandwidth of the ADS8028 to reduce the overall noise bandwidth and peak-to-peak noise sampled by the ADS8028. The capacitance is sized to be 10 to 20 times larger than the internal ADS8028 sampling capacitor to provide quick charge sharing to the ADC during switching transients. Furthermore, the resistor provides some isolation between the OPA836 output and the capacitive load to stabilize the amplifier. The RC circuit –3-dB cutoff frequency should be an order of magnitude or larger than the highest input signal frequency to avoid attenuating the desired input signal. A collection of other ADC driving circuits can be found in application note *Buffer Op Amp to ADC Circuit Collection* (SLOA098).




Figure 40. OPA836 Buffer

The TINA-TI simulation file of this circuit can be downloaded by clicking the following link: OPA836 Buffer.

#### SBAS549B-MAY 2011-REVISED MARCH 2012

The ac performance of the circuit in Figure 40 was tested with a  $2.36-V_{PP}$  (-0.5 dBFS), 49.911499023-kHz input sine wave. The FFT of the sampled input signal with 8192 samples is shown in Figure 41. The high-precision input signal frequency used to achieve coherent sampling without a windowing function is applied to the data prior to the Fourier Transform. Figure 41 shows that this driver circuit allows the ADS8028 to operate at full throughput within typical characteristic specifications.




Figure 41. FFT Showing OPA836 Buffer and ADS8028 AC Performance

The ADC drive circuitry may also function to scale output signals from a sensor to the full input voltage range of the ADS8028 to take advantage of the full ADC dynamic range. It is likely that the input signal range will not match the ADS8028 voltage range (0 V to  $V_{REF}$ ). Input signals to the ADC may need to be amplified, attenuated, or level-shifted. In Figure 42, a resistor network is added in the circuit prior to the OPA836 buffer that can attenuate and level-shift signals. The input signal in Figure 42 is bipolar and is scaled to a unipolar signal for use in the single-supply circuit. The added resistor network does not significantly increase power consumption or load the sensor if large resistor values are chosen. The trade-off to using large resistor values is the added thermal noise injected into the signal path. A shunt capacitor (47 pF shown) is then added between the resistor network and OPA836 buffer such that the desired input signal is minimally attenuated while higher frequency thermal noise is removed.

More ADC analog interface design details and a step-by-step design example are provided in the Applications Journal article, *Sensor to ADC--analog interface design* (SLYT173).




Figure 42. OPA836 Buffer with Voltage Scaling

The TINA-TI simulation file of this circuit can be downloaded by clicking the following link: OPA836 Buffer with Voltage Scaling.



# www.ti.com

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2012) to Revision B							
•	Changed product status from Product Preview to Production Data	. 1					



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8028IRTJR	ACTIVE	QFN	RTJ	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS8028	Samples
ADS8028IRTJT	ACTIVE	QFN	RTJ	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS8028	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





# PACKAGE OPTION ADDENDUM

10-Dec-2020




# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina	<u> </u>											
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8028IRTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8028IRTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION

20-Apr-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8028IRTJR	QFN	RTJ	20	3000	346.0	346.0	33.0
ADS8028IRTJT	QFN	RTJ	20	250	210.0	185.0	35.0

# **RTJ 20**


# 4 x 4, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RTJ0020F**



# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.This drawing is subject to change without notice.The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RTJ0020F**

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RTJ0020F**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated