STP5N80K5



N-channel 800 V, 1.50 Ω typ., 4 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

| Order code | V _{DS} | R _{DS(on)} max. | ΙD |
|------------|-----------------|--------------------------|-----|
| STP5N80K5 | 800 V | 1.75 Ω | 4 A |

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

| Order code | Marking | Package | Packing |
|------------|---------|---------|---------|
| STP5N80K5 | 5N80K5 | TO-220 | Tube |

Contents STP5N80K5

Contents

| 1 | Electric | cal ratings | 3 |
|---|----------|-------------------------------------|----|
| 2 | Electric | cal characteristics | 4 |
| | 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test cir | œuits | 8 |
| 4 | Packag | e information | 9 |
| | 4.1 | TO-220 type A package information | 10 |
| 5 | Revisio | n history | 12 |

STP5N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--|---|-------------|------|
| V _G s | Gate-source voltage | ± 30 | V |
| I_{D} | Drain current (continuous) at T _C = 25 °C | 4 | Α |
| I _D | Drain current (continuous) at T _C = 100 °C | 2.3 | Α |
| I _D ⁽¹⁾ Drain current (pulsed) | | 16 | Α |
| P _{TOT} | Total dissipation at T _C = 25 °C | 60 | W |
| dv/dt (2) | Peak diode recovery voltage slope | 4.5 | \// |
| dv/dt (3) | MOSFET dv/dt ruggedness | 50 | V/ns |
| Tj | Operating junction temperature range | | °C |
| T _{stg} | Storage temperature range | - 55 to 150 | 30 |

Notes:

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|-------------------------------------|-------|------|
| R _{thj-case} | Thermal resistance junction-case | 2.08 | °C/W |
| R _{thj-amb} | Thermal resistance junction-ambient | 62.5 | °C/W |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AR} | IAR Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax}) | | Α |
| Eas | E _{AS} Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V) | | mJ |

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq 4$ A, di/dt = 100 A/ μ s; VDS peak < V(BR)DSS, VDD = 640 V

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

Electrical characteristics STP5N80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|-----------------------------------|--|------|------|------|------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ | 800 | | | ٧ |
| | | $V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ | | | 1 | μΑ |
| I _{DSS} | Zero gate voltage drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 {}^{\circ}\text{C}^{(1)}$ | | | 50 | μΑ |
| I _{GSS} | Gate body leakage current | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$ | | | ±10 | μΑ |
| V _{GS(th)} | Gate threshold voltage | $V_{DD} = V_{GS}$, $I_D = 100 \mu A$ | 3 | 4 | 5 | ٧ |
| R _{DS(on)} | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 2 \text{ A}$ | | 1.50 | 1.75 | Ω |

Notes:

Table 6: Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-----------------------------------|---------------------------------------|--|------|------|------|------|
| Ciss | Input capacitance | | 1 | 177 | - | pF |
| Coss | Output capacitance | $V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$ | 1 | 15 | - | pF |
| Crss | Reverse transfer capacitance | | ı | 0.3 | - | pF |
| C _{o(tr)} ⁽¹⁾ | Equivalent capacitance time related | V 0 V 0 to 640 V | 1 | 33 | - | рF |
| C _{o(er)} (2) | Equivalent capacitance energy related | $V_{GS} = 0$, $V_{DS} = 0$ to 640 V | | 12 | | рF |
| Rg | Intrinsic gate resistance | f = 1 MHz , I _D =0 A | - | 16 | - | Ω |
| Qg | Total gate charge | $V_{DD} = 640 \text{ V}, I_D = 4 \text{ A}$ | - | 5 | - | nC |
| Q _{gs} | Gate-source charge | V _{GS} = 10 V | | 1.7 | - | nC |
| Q _{gd} | Gate-drain charge | (see Figure 15: "Test circuit for gate charge behavior") | - | 2.9 | - | nC |

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}$ Co(tr) is a constant capacitance value that gives the same charging time as Coss while VDs is rising from 0 to 80% VDss.

 $^{^{(2)}}C_{0(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

Table 7: Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t _{d(on)} | Turn-on delay time | V_{DD} = 400 V, I_{D} = 2 A, R_{G} = 4.7 Ω | - | 12.7 | - | ns |
| tr | Rise time | V _{GS} = 10 V | - | 11.7 | - | ns |
| t _{d(off)} | Turn-off delay time | (see Figure 14: "Test circuit for resistive load switching times" and | - | 23 | - | ns |
| tf | Fall time | Figure 19: "Switching time waveform") | - | 14.8 | - | ns |

Table 8: Source-drain diode

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|--|------|------|------|------|
| I _{SD} | Source-drain current | | - | | 4 | Α |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | | - | | 16 | Α |
| V _{SD} ⁽²⁾ | Forward on voltage | I _{SD} = 4 A, V _{GS} = 0 V | - | | 1.5 | V |
| t _{rr} | Reverse recovery time | $I_{SD} = 4 \text{ A, di/dt} = 100$ | - | 265 | | ns |
| Qrr | Reverse recovery charge | A/μs,V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times") | - | 1.59 | | μC |
| I _{RRM} | Reverse recovery current | | - | 12 | | Α |
| t _{rr} | Reverse recovery time | $I_{SD} = 4 \text{ A}, di/dt = 100 A/\mu s$ | - | 386 | | ns |
| Qrr | Reverse recovery charge | V _{DD} = 60 V, T _i = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times") | - | 2.18 | | μC |
| I _{RRM} | Reverse recovery current | | - | 11.3 | | Α |

Notes:

Table 9: Gate-source Zener diode

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------|-------------------------------|---|------|------|------|------|
| $V_{(BR)GSO}$ | Gate-source breakdown voltage | $I_{GS}=\pm 1 \text{mA}, I_{D}=0 \text{ A}$ | ±30 | - | - | V |

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG280420161139SOA 10 t_o=10 μs t₀=100 µs 10⁰ t_=1 ms t₀=10 ms T_i≤150 °C 10 T_o= 25°C single pulse 10⁻² $\overline{V}_{DS}(V)$ 10¹ 10²

Figure 3: Thermal impedance $\begin{array}{c} \kappa \\ \delta = 0.5 \\ \delta = 0.5 \\ \hline \\ \delta = 0.1 \\ \hline \\ \delta = 0.1 \\ \hline \\ \delta = 0.1 \\ \hline \\ \delta = 0.01 \\ \hline \\ \delta = 0.05 \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.01 \\ \hline \\ SINGLE PULSE \\ \hline \\ 10^{-5} & 10^{-4} & 10^{-3} & 10^{-2} & 10^{-1} & t_p(s) \\ \hline \end{array}$

Figure 5: Transfer characteristics

(A)

6

V_{DS} = 20 V

5

4


3


2

1

0

4 5 6 7 8 9 10 11 V_{GS} (V)








Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG210420161531RON
(norm.)

2.6

V_{GS} = 10 V

2.2

1.8

1.4

1.0

0.6

0.2

-75


-25


25


75

125

T_j (°C)







Test circuits STP5N80K5

3 Test circuits

Figure 14: Test circuit for resistive load switching times




Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STP5N80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

| Dim | | mm | |
|------|-------|-------|-------|
| Dim. | Min. | Тур. | Max. |
| А | 4.40 | | 4.60 |
| b | 0.61 | | 0.88 |
| b1 | 1.14 | | 1.55 |
| С | 0.48 | | 0.70 |
| D | 15.25 | | 15.75 |
| D1 | | 1.27 | |
| E | 10.00 | | 10.40 |
| е | 2.40 | | 2.70 |
| e1 | 4.95 | | 5.15 |
| F | 1.23 | | 1.32 |
| H1 | 6.20 | | 6.60 |
| J1 | 2.40 | | 2.72 |
| L | 13.00 | | 14.00 |
| L1 | 3.50 | | 3.93 |
| L20 | | 16.40 | |
| L30 | | 28.90 | |
| øΡ | 3.75 | | 3.85 |
| Q | 2.65 | | 2.95 |

Revision history STP5N80K5

5 Revision history

Table 11: Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 19-Nov-2015 | 1 | First release. |
| 02-May-2016 | 2 | Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode". Updated: Figure 15: "Test circuit for gate charge behavior". Updated: Section 5.1: "TO-220 type A package information". Added: Section 3.1: "Electrical characteristics (curves)". Minor text changes. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

