

## SN65HVD64 AISG® On and Off Keying Coax Modem Transceiver

### **1** Features

- 3-V to 5.5-V Supply Range
- 1.6-V to 5.5-V Independent Logic Supply
- –15-dBm to +5-dBm Wide-Input Dynamic Range for Receiver
- O-dBm to 6-dBm Adjustable Power Delivered by the Driver to the Coax
- Supports AISG® V2.0 and V3.0
- Low-Power Standby Mode
- Direction Control Output for RS-485 Bus Arbitration
- Up to 115 kbps of Signaling Support
- 2.176-MHz Center Frequency for Integrated Active Bandpass Filter
- Supports -40 °C to 120 °C Ambient Temperatures
- 3-mm × 3-mm 16-Pin VQFN Package

## 2 Applications

- AISG Interface for Antenna Line Devices
- Tower-Mounted Amplifiers (TMA)
- General Modem Interfaces

## **3 Description**

The SN65HVD64 transceiver modulates and demodulates signals between a logic (baseband) interface and a frequency suitable for long coaxial media, to facilitate wired data transfer among radio equipment.

The SN65HVD64 device is an integrated AISG transceiver designed to meet the requirements of the Antenna Interface Standards Group v2.0 and v3.0 specification.

The SN65HVD64 receiver integrates an active bandpass filter to enable demodulation of signals even in the presence of spurious frequency components. The filter has a 2.176-MHz center frequency.


The transmitter supports adjustable output power levels from 0 dBm to 6 dBm delivered to the  $50-\Omega$  coax cable. The SN65HVD64 transmitter is compliant with the spectrum emission requirement provided by the AISG standard.

A direction control output facilitates bus arbitration for an RS-485 interface. This device integrates an oscillator input for a crystal, and also accepts standard clock inputs to the oscillator.

**Device Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)		
SN65HVD64	VQFN (16)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Block Diagram



## **Table of Contents**

1 Features	1
2 Applications	. 1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	. 4
6.1 Absolute Maximum Ratings	. 4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	<mark>6</mark>
6.6 Switching Characteristics	7
6.7 Typical Characteristics	. 8
7 Parameter Measurement Information	
8 Detailed Description	14
8.1 Overview	14
8.2 Functional Block Diagram	14


8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	. 17
9.2 Typical Application	. 18
10 Power Supply Recommendations	
11 Layout	.21
11.1 Layout Guidelines	. 21
11.2 Layout Example	
12 Device and Documentation Support	.22
12.1 Documentation Support	. 22
12.2 Receiving Notification of Documentation Updates.	
12.3 Support Resources	. 22
12.4 Trademarks	.22
12.5 Electrostatic Discharge Caution	.22
12.6 Glossary	
-	

## **4 Revision History**

DATE	REVISION	NOTES	
October 2020	*	Initial release.	



## **5** Pin Configuration and Functions





## Table 5-1. Pin Functions

PIN			DESCRIPTION		
NAME	NO.	TYPE	DESCRIPTION		
BIAS	10	0	Bias voltage output for setting driver output power by external resistors		
DIR	5	0	Direction control output signal for bus arbitration		
DIRSET1	7	_	DIRSET1 and DIRSET2: Bits to set the duration of DIR		
DIRSET2	6	_	DIRSET[2:1]: [L:L] = 9.6 kbps; [L:H] = 38.4 kbps; [H:L] = 115 kbps; [H:H] = standby mode		
GND	8		Ground		
GND	16	1 —	Ground		
RES	9	Р	Input voltage to adjust driver output power that is set by external resistors from BIAS pin to GND		
RXIN	11	I	Modulated input signal to the receiver		
RXOUT	4	0	Digital data bit stream from receiver		
SYNCOUT	1	0	Open-drain output to synchronize other devices to the 4x-carrier oscillator at XTAL1 and XTAL2		
TXIN	2	I	Digital data bit stream to driver		
TXOUT	12	0	Modulated output signal from the driver		
V <sub>cc</sub>	13	Р	Analog supply voltage for the device		
VL	3	Р	Logic supply voltage for the device		
XTAL1	14	I/O	I/O pins of the crystal oscillator. Connect a 4 × f <sub>C</sub> crystal between these pins or connect XTAL1 to an		
XTAL2	15		8.704-MHz clock and connect XTAL2 to GND.		
EP	—	_	Exposed pad. Connection to ground plane is recommended for best thermal conduction.		



## 6 Specifications

### 6.1 Absolute Maximum Ratings

#### See (1)

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> and VL	-0.5	6	V
Voltage at coax pins	-0.5	6	V
Voltage at logic pins	-0.3	V <sub>VL</sub> + 0.3	V
Logic output current	-20	20	mA
TXOUT output current	Internally limited		
SYNCOUT output current	Internall	y limited	
Junction temperature, T <sub>J</sub>		170	°C
Continuous total power dissipation	See the Thermal Information °C		
Storage temperature, T <sub>stg</sub> <sup>(2)</sup>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Applicable before the device is installed in the final product.

#### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Analog supply voltage		3		5.5	V
VL	Logic supply voltage		1.6		5.5	V
V <sub>I(pp)</sub>	Input signal amplitude at RXIN				1.12	Vpp
V <sub>IH</sub> High-level input ve	High lovel input veltage	TXIN, DIRSET1, DIRSET2	70%V <sub>L</sub>		VL	V
		XTAL1, XTAL2	70%V <sub>CC</sub>	V <sub>CC</sub>	v	
V <sub>IL</sub> Low-level i		TXIN, DIRSET1, DIRSET2	0		30%V <sub>L</sub>	V
	Low-level input voltage	XTAL1, XTAL2	0		30%V <sub>CC</sub>	v
1/t <sub>UI</sub>	Data signaling rate		9.6		115	kbps
F <sub>OSC</sub>	Oscillator frequency		-30 ppm	8.704	30 ppm	MHz
7	Load impedance between TXO	UT to RXIN		50		Ω
Z <sub>LOAD</sub>	Load impedance between RXIN	l and GND at f <sub>C</sub> (channel)		50		Ω
R1	Bias resistor between BIAS and	RES		4.1		kΩ
R2	Bias resistor between RES and	GND		10		kΩ
R <sub>SYNC</sub>	Pullup resistor between SYNCC	OUT and V <sub>CC</sub>		1		kΩ
V <sub>RES</sub>	Voltage at RES pin		0.7		1.5	V
C <sub>C</sub>	Coupling capacitance between RXIN and coax (channel)			220		nF
C <sub>BIAS</sub>	Capacitance between BIAS and GND			1		μF
T <sub>A</sub>	Operating free-air temperature		-40		120	°C
TJ	Junction temperature		-40		125	°C



## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	VQFN	UNIT
		RGT 16 Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	49.4	°C/W
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	64.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	22.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	22.9	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	25	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### **6.5 Electrical Characteristics**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
POWER SL	JPPLY						
			TXIN = L (active)		28	33	
		DIRSET1 = L	TXIN = H (quiescent)		25	31	mA
I <sub>CC</sub>	Supply current	DIRSET2 = H	TXIN = 115 kbps, 50% duty cycle		27	33	
		DIRSET1 = H, DIRSET2 =	H (standby)		12	17	
I <sub>VL</sub>	Logic supply current	TXIN = H, RXIN = DC inp	ut			50	μA
PSRR	Receiver power supply rejection ratio	V <sub>TXIN</sub> = V <sub>L</sub>		45	60		dB
T <sub>SD_RISE</sub>	Thermal shutdown rising			143	156	170	°C
T <sub>SD_FALL</sub>	Thermal shutdown falling			123	136	147	°C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis			18	20	23	°C
LOGIC PIN	IS						
V <sub>OH</sub>	High-level logic output voltage (RXOUT, DIR)	$I_{OH}$ = -4 mA for V <sub>L</sub> > 2.4 V $I_{OH}$ = -2 mA for V <sub>L</sub> < 2.4 V	l, I	90%V <sub>VL</sub>			V
V <sub>OL</sub>	Low-level logic output voltage (RXOUT, DIR)	$I_{OL}$ = 4 mA for V <sub>L</sub> > 2.4 V, $I_{OL}$ = 2 mA for V <sub>L</sub> < 2.4 V				10%V <sub>VL</sub>	V
COAX DRI	VER						
	Peak-to-peak output voltage at device pin	V <sub>RES</sub> = 1.5 V (Maximum s	etting)	2.24	2.5		
V <sub>O(PP)</sub>	TXOUT (see Figure 7-1)	V <sub>RES</sub> = 0.7 V (Minimum se	etting)		1.17	1.3	V <sub>PP</sub>
V <sub>O(PP)</sub>	Peak-to-peak voltage at coax out (see Figure 7-1)	V <sub>RES</sub> = 1.5 V		5	6		dBm
		V <sub>RES</sub> = 0.7 V			-0.6	0.3	
V <sub>O(OFF)</sub>	Off-state output voltage	At TXOUT				1	mVpp
0(011)		At coax out				-60	dBm
	Output emissions	Coupled to coaxial cable v impedance of 50 $\Omega$ , as sh	vith characteristic own in Figure 6-1 <sup>(1) (2)</sup>				N/A
f <sub>O</sub>	Output frequency				2.176		MHz
Δf	Output frequency variation			-100		100	ppm
Z <sub>O</sub>	Output impedance	At 100 kHz			0.03		Ω
20	Output impedance	At 10 MHz			3.5		12
I <sub>OS</sub>	Short-circuit output current	TXOUT is also protected I circuit during short-circuit	by a thermal shutdown faults		300	450	mA
COAX REC	EIVER	1					
V <sub>IT</sub>	Input threshold	f <sub>IN</sub> = 2.176 MHz		79 -18	112 15	158 –12	mVPP dBm
Z <sub>IN</sub>	Input impedance	f = f <sub>O</sub>		-10	21	-12	kΩ
		- '0			21		1/22
	Passband	VRXIN = 1 12VP P		1.1		4.17	MHz
f <sub>PB</sub> f <sub>REJ</sub>	Receiver rejection range	VRXIN = 1.12VP_P      2.176-MHz carrier amplitude of 112.4 mV <sub>PP</sub> , frequency band of spurious components with 800		1.1		4.17	MHz
	Receiver noise filter time (slow bit rate)	mVPP allowed. DIRSET for 9.6 kbps			4		μs
t <sub>noise filter</sub>	Receiver noise filter time (fast bit rate)	DIRSET for > 9.6 kbps		-	2		μs
XTAL AND				1			-
l <sub>l</sub>	Input leakage current	XTAL1, XTAL2, 0V < V <sub>IN</sub> <	< V <sub>CC</sub>	-15		15	μA
V <sub>OL</sub>	Output low voltage		stor from SYNCOUT to V <sub>CC</sub>	-		0.4	V

(1) Specified by design with a recommended 470-pF capacitor between RXIN and GND. Measurements above 150 MHz are determined by setup.

(2) Conforms to AISG spectrum emissions mask, 3GPP TS 25.461, see Figure 7-3.




## 6.6 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pAQ</sub> , t <sub>pQA</sub>	Coax driver propagation delay	See Figure 7-1			5	μs
t <sub>r</sub> , t <sub>f</sub>	Coax receiver output rise/fall time	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ ; see Figure 7-1			20	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Receiver propagation delay	See Figure 7-2		5.5	11	μs
		V <sub>RXIN(ON)</sub> = 630 mVpp, V <sub>RXIN(OFF)</sub> < 5 mVpp, 50% duty cycle	40%		60%	
	Coax receiver output duty cycle	V <sub>RXIN(ON)</sub> = 200 mVpp, V <sub>RXIN(OFF)</sub> < 5 mVpp, 50% duty cycle	40%		60%	
	Direction control active duration	DIRSET2 = GND or OPEN, DIRSET1 = GND or OPEN		1667		
t <sub>DIR</sub>		DIRSET2 = GND, DIRSET1 = VL		417		μs
		DIRSET2 = VL, DIRSET1 = VL		137		
t <sub>DIRSKEW</sub>	Direction control skew (DIR to RXOUT)		270			ns
t <sub>dis</sub>	Standby disable delay	300 mV <sub>PP</sub> at 2.176 MHz on RXIN		2		ms
t <sub>en</sub>	Standby enable delay	300 mV <sub>PP</sub> at 2.176 MHz on RXIN		2		ms

over recommended operating conditions (unless otherwise noted)




## 6.7 Typical Characteristics






SN65HVD64 SLLSFI7 – OCTOBER 2020









### **7 Parameter Measurement Information**

Signal generator rate is 115 kbps, 50% duty cycle. Rise and fall times are less than 6 ns, and nominal output levels are 0 V and 3 V. Coupling capacitor,  $C_C$ , is 220 nF.




Figure 7-1. Measurement of Modem Driver Output Voltage With 50- $\Omega$  Loads






Figure 7-2. Measurement of Modem Receiver Propagation Delays






Figure 7-3. AISG Emissions Template




## 8 Detailed Description

### 8.1 Overview

The SN65HVD64 transceiver modulates and demodulates signals between the logic (baseband) and a frequency suitable for long coaxial media. The SN65HVD64 device is an integrated AISG transceiver designed to meet the requirements of the Antenna Interface Standards Group v2.0 and v3.0 specification. The SN65HVD64 receiver integrates an active bandpass filter to enable demodulation of signals even in the presence of spurious frequency components. The filter has a 2.176-MHz center frequency. The transmitter supports adjustable output power levels from 0 dBm to 6 dBm delivered to the 50- $\Omega$  coax cable. The SN65HVD64 transmitter is compliant with the spectrum emission requirement provided by the AISG standard. A direction control output facilitates bus arbitration for an RS-485 interface. This device integrates an oscillator input for a crystal, and also accepts standard clock inputs to the oscillator.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Coaxial Interface

The SN65HVD64 transceiver enables the transfer of data between radio equipment by modulating baseband data to a carrier frequency of 2.176 MHz (per the AISG standard). The transmitter output amplitude can be configured from 0 dBm to 6 dBm in order to communicate over a variety of different links, and the output emissions spectrum is designed to be compliant to AISG limits. The receiver features an active bandpass filter circuit that helps to separate the carrier frequency data from other spurious frequency components.

### 8.3.2 Reference Input

The 2.176-MHz modulation frequency is derived from an input reference that is nominally 8.704 MHz. The input reference can come either from a crystal or from an oscillator circuit with a tolerance of up to 30 ppm.

#### 8.3.3 RS-485 Direction Control

To facilitate bus arbitration of an RS-485 interface, the SN65HVD64 provides a direction control output that can be used to control the enable/disable controls of an RS-485 transceiver. The direction control output automatically toggles based on activity present on the coaxial input interface, and has an adjustable time constant (controlled by the DIRSET1 and DIRSET2 pins) in order to accommodate various signaling rates.



#### 8.4 Device Functional Modes

If DIRSET1 and DIRSET2 are in a logic high state, the device will be in standby mode. While in standby mode, the receiver functions normally, detecting carrier frequency activity on the RXIN pin and setting the RXOUT state. The transmitter circuits are not active in standby mode, thus the TXOUT pin is idle regardless of the logic state of TXIN. The supply current in standby mode is significantly reduced, allowing power savings when the node is not transmitting.

When not in standby mode, the default power-on state is idle. When in idle mode, RXOUT is high, and TXOUT is quiet. The device transitions to receive mode when a valid modulated signal is detected on the RXIN line or the device transitions to transmit mode when TXIN goes low. The device stays in either receive or transmit mode until DIR time-out (nominal 16 bit times) after the last activity on RXOUT or TXIN.

When in receive mode:

- RXOUT responds to all valid modulated signals on RXIN, whether from the local transmitter, a remote transmitter, or long noise burst.
- TXOUT responds to TXIN, generating 2.176-MHz signals on TXOUT when TXIN is low, and TXOUT is quiet when TXIN is high. (In normal operation, TXIN is expected to remain high when the device is in receive mode.)
- The device stays in receive mode until 16 bit times after the last rising edge on RXOUT, caused by valid modulated signal on the RXIN line.

When in transmit mode:

- RXOUT stays high, regardless of the input signal on RXIN.
- TXOUT responds to TXIN, generating 2.176-MHz signals on TXOUT when TXIN is low, and TXOUT is quiet when TXIN is high.
- The device stays in transmit mode until 16 bit times after TXIN goes high.

Table 8-1 shows the driver functions. Table 8-2 shows the receiver functions. Figure 8-1 shows the transitions between each state.

Table 8-1. Driver Function Table							
TXIN <sup>(1)</sup>	[DIRSET1, DIRSET2]	тхоит	COMMENT				
Н	[L,L], [L,H] or [H,L]	< 1 mV <sub>PP</sub> at 2.176 MHz	Driver not active				
L	נב,בן, נב,חן טו נח,בן	V <sub>OPP</sub> at 2.176 MHz	Driver active				
X	[H,H]	< 1 mV <sub>PP</sub> at 2.176 MHz	Standby mode				

## Table 0.4 Driver Function Table

(1) H = High, L = Low, X = Indeterminate

#### Table 8-2. Receiver and DIR Function Table

RXIN <sup>(1)</sup>	RXOUT DIR		COMMENT (see Figure 8-1)						
IDLE mode (not transmitting or receiving)									
< V <sub>IT</sub> at 2.176 MHz for longer than DIR time-out	Н	H L No outgoing or incoming signal							
RECEIVE mode (not already transmitting)									
< V <sub>IT</sub> at 2.176 MHz for less than t <sub>DIR time-out</sub>	Н	Н	Incoming 1 bit, DIR stays HIGH for DIR time-out						
> V <sub>IT</sub> at 2.176 MHz for longer than t <sub>noise filter</sub>	L	Н	Incoming 0 bit, DIR output is HIGH						
TRANSMIT mode (not already receiving)									
X	Н	L	Outgoing message, DIR stays LOW for DIR time-out						

(1) H = High, L = Low, X = Indeterminate








Figure 8-1. State Transition Diagram



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Driver Amplitude Adjust

The SN65HVD64 device can provide up to 2.5 V of peak-to-peak output signal at the TXOUT pin to compensate for potential loss within the external filter, cable, connections, and termination. External resistors are used to set the amplitude of the modulated driver output signal. Resistors connected across RES and BIAS set the output amplitude. The maximum peak-to-peak voltage at TXOUT is 2.5 V, corresponding to 6 dBm on the coaxial cable. The TXOUT voltage level can be adjusted by choice of resistors to set the voltage at the RES pin according to Equation 1:

VTXOUT (V<sub>PP</sub>) =  $(2.5 V_{PP} \times V_{RES} (V)) / 1.5 V V_{RES} (V) = 1.5 V \times R2 / (R1 + R2) V_{TXOUT} (V_{PP}) = 2.5 V_{PP}$  (1) × R2 / (R1 + R2)

The voltage at the RES pin should be from 0.7 V to 1.5 V. Connect RES directly to the BIAS (R1 = 0  $\Omega$ ) for maximum output level of 2.5 VPP. This gives a minimum voltage level at TXOUT of 1.2 VPP, corresponding to about 0 dBm at the coaxial cable. A 1-µF capacitor should be connected between the BIAS pin and GND. To obtain a nominal power level of 3 dBm at the feeder cable as the AISG standard requires, use R1 = 4.1 k $\Omega$  and R2 = 10 k $\Omega$  that provide 1.78 V<sub>PP</sub> at TXOUT.

#### 9.1.2 Direction Control

In many applications the mast-top modem that receives data from the base distributes the received data through an RS-485 network to several mast-top devices. When the mast-top modem receives the first logic 0 bit (active modulated signal) it takes control of the mast-top RS-485 network by asserting the direction control signal. The duration of the direction control assertion should be optimized to pass a complete message of length B bits at the known signaling rate  $(1/t_{BIT})$  before relinquishing control of the mast-top RS-485 network. For example, if the messages are 10 bits in length (B=10) and the signaling rate is 9600 bits per second ( $t_{BIT} = 0.104$  ms) then a positive pulse of duration 1.7 ms is sufficient (with margin to allow for network propagation delays) to enable the mast-top RS-485 drivers to distribute each received message. Figure 9-1 shows the assertion of direction control.




Figure 9-1. Assertion of Direction Control

#### 9.1.3 Direction Control Time Constant

The time constant for the direction control function can be set by the control mode pins, DIRSET1 and DIRSET2. These pins should be set to correspond to the desired data rate. With no external connections to the control mode pins, the internal time constant is set to the maximum value, corresponding to the minimum data rate.



#### 9.1.4 Conversion Between dBm and Peak-to-Peak Voltage

$$dBm = 20 \times LOG10 [Volts-pp / SQRT(0.008 \times Z_o)] = 20 \times LOG10 [VPP / 0.63] \text{ for } Z_o = 50 \Omega$$
(2)  
$$VPP = SQRT(0.008 \times Z_o) \times 10^{(dBm/20)} = 0.63 \times 10^{(dBm/20)} \text{ for } Z_o = 50 \Omega$$
(3)

Table 9-1 shows conversions between dBm and peak-to-peak voltage with a 50- $\Omega$  load, for various levels of interest including reference levels from the *3GPP TS 25.461 Technical Specification*.

#### Table 9-1. Conversions Between dBM and Peak-to-Peak Voltage

SIGNAL ON COAX	dBm	V <sub>PP</sub>						
Maximum Driver ON Signal	5	1.12						
Nominal Driver ON Signal	3	0.89						
Minimum Driver ON Signal	1	0.71						
AISG Maximum Receiver Threshold	-12	0.16						
Nominal Receiver Threshold	-15	0.11						
Minimum Receiver Threshold	-18	0.08						
Maximum Driver OFF Signal	-40	0.006						

### 9.2 Typical Application

The AISG On-Off Keying (OOK) interface allows for command, control, and diagnostic information to be communicated between a base station and the corresponding tower-mounted antennae. Figure 9-2 shows a typical application.




Figure 9-2. Typical AISG Application

#### 9.2.1 Design Requirements

An AISG transceiver is used to convert between digital logic-level signals and RF signals. The AISG standard requires an RF carrier frequency of 2.176 MHz with 100-ppm accuracy. The output signal of the driver, when active, should be from 1 dBm to 5 dBm. The receiver must be designed such that the input threshold is from -18 dBm to -12 dBm.

#### 9.2.2 Detailed Design Procedure

To ensure accuracy of the carrier frequency, an input reference frequency equal to four times the carrier (that is, 8.704 MHz) should be connected to the XTAL1 or XTAL2 inputs. This signal can come from a crystal (connected between XTAL1 and XTAL2) or from a PLL/clock generator circuit (connected to XTAL1 with XTAL2 grounded). The frequency accuracy must be within 100 ppm.



The driver output power level of the SN65HVD64 device can be adjusted through use of the RES pin. To align with AISG requirements, a nominal power level of 3 dBm should be configured by connecting a 4.1-k $\Omega$  resistor between RES and BIAS and a 10-k $\Omega$  resistor between RES and GND. Figure 9-3 shows an example schematic.




Figure 9-3. SN65HVD64 Schematic

#### 9.2.3 Application Curve

Figure 9-4 shows the application curve for the SN65HVD64 device.




Figure 9-4. SN65HVD64 Application Curve



## **10 Power Supply Recommendations**

The SN65HVD64 device has two power supply pins: V<sub>CC</sub>, which provides power to the analog circuitry, and VL, which is a logic supply. V<sub>CC</sub> should be operated from 3 V to 5.5 V, while VL can range from 1.6 V to 5.5 V to interface to different logic levels. Power supply decoupling capacitances of at least 0.1  $\mu$ F should be placed as close as possible to each power supply pin.



## 11 Layout

#### **11.1 Layout Guidelines**

Best practices for high-speed PCB design should be observed because the coax interface to the SN65HVD64 device operates at RF. The RF signaling traces should have a controlled characteristic impedance that is wellmatched to the coaxial line. A continuous reference plane should be used to avoid impedance discontinuities. Power and ground distribution should be done through planes rather than traces to decrease series resistance and increase the effective decoupling capacitance on the power rails.

### 11.2 Layout Example




Figure 11-1. SN65HVD64 Layout



## **12 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

#### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

AISG® is a registered trademark of Antenna Interface Standards Group, Ltd.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD64RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 120	HVD64	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD64RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

## PACKAGE MATERIALS INFORMATION

20-Apr-2023




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD64RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0

## **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **RGT0016A**



## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
  Reference JEDEC registration MO-220




## **RGT0016A**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **RGT0016A**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated