## 1. General description

The TJA1051 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The TJA1051 belongs to the third generation of high-speed CAN transceivers from NXP Semiconductors, offering significant improvements over first- and second-generation devices such as the TJA1050. It offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features:

- · Ideal passive behavior to the CAN bus when the supply voltage is off
- TJA1051T/3 and TJA1051TK/3 can be interfaced directly to microcontrollers with supply voltages from 3 V to 5 V

The TJA1051 implements the CAN physical layer as defined in ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s.

These features make the TJA1051 an excellent choice for all types of HS-CAN networks, in nodes that do not require a standby mode with wake-up capability via the bus.

## 2. Features and benefits

### 2.1 General

- ISO 11898-2:2016 and SAE J2284-1 to SAE J2284-5 compliant
- Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
- Suitable for 12 V and 24 V systems
- Low ElectroMagnetic Emission (EME) and high ElectroMagnetic Immunity (EMI)
- V<sub>IO</sub> input on TJA1051T/3 and TJA1051TK/3 allows for direct interfacing with 3 V to 5 V microcontrollers (available in SO8 and very small HVSON8 packages respectively)
- EN input on TJA1051T/E allows the microcontroller to switch the transceiver to a very low-current Off mode
- Available in SO8 package or leadless HVSON8 package (3.0 mm × 3.0 mm) with improved Automated Optical Inspection (AOI) capability
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)
- AEC-Q100 qualified



#### 2.2 Low-power management

- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus when not powered up (zero load)

#### 2.3 Protection

- High ElectroStatic Discharge (ESD) handling capability on the bus pins
- Bus pins protected against transients in automotive environments
- Transmit Data (TXD) dominant time-out function
- Undervoltage detection on pins V<sub>CC</sub> and V<sub>IO</sub>
- Thermally protected

## 3. Quick reference data

Table 1. Quick reference data						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		4.5	-	5.5	V
V <sub>IO</sub>	supply voltage on pin $V_{IO}$		2.8	-	5.5	V
V <sub>uvd(VCC)</sub>	undervoltage detection voltage on pin $V_{CC}$		3.5	-	4.5	V
V <sub>uvd(VIO)</sub>	undervoltage detection voltage on pin $V_{IO}$		1.3	2.0	2.7	V
I <sub>CC</sub>	supply current	Silent mode	0.1	1	2.5	mA
		Normal mode; bus recessive	2.5	5	10	mA
		Normal mode; bus dominant	20	50	70	mA
I <sub>IO</sub>	supply current on pin V <sub>IO</sub>	Normal/Silent mode				
		recessive; $V_{TXD} = V_{IO}$	-	80	250	μA
		dominant; V <sub>TXD</sub> = 0 V	-	350	500	μA
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 at pins CANH and CANL	-8	-	+8	kV
V <sub>CANH</sub>	voltage on pin CANH		-58	-	+58	V
V <sub>CANL</sub>	voltage on pin CANL		-58	-	+58	V
T <sub>vj</sub>	virtual junction temperature		-40	-	+150	°C

## 4. Ordering information

#### Table 2.Ordering information


Type number	Package	Package						
	Name	Description	Version					
TJA1051T	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1					

Type number	Package					
	Name	Description	Version			
TJA1051T/3 <sup>[1]</sup>	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1			
TJA1051T/E <sup>[1]</sup>	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1			
TJA1051TK/3 <sup>[1]</sup>	HVSON8	plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body $3 \times 3 \times 0.85$ mm	SOT782-1			

#### Table 2. Ordering information ...continued


[1] TJA1051T/3 and TJA1051TK/3 with  $V_{IO}\ pin;$  TJA1051T/E with EN pin.

## 5. Block diagram



## 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

#### Table 3. **Pin description** Symbol Pin Description TXD 1 transmit data input GND<sup>[1]</sup> 2 ground V<sub>CC</sub> 3 supply voltage RXD 4 receive data output; reads out data from the bus lines n.c. 5 not connected; in TJA1051T version FΝ 5 enable control input; TJA1051T/E only 5 supply voltage for I/O level adapter; TJA1051T/3 and TJA1051TK/3 only VIO CANL LOW-level CAN bus line 6 CANH 7 HIGH-level CAN bus line 8 Silent mode control input S

[1] HVSON8 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is recommended that the exposed center pad also be soldered to board ground.

4 of 25

## 7. Functional description

The TJA1051 is a high-speed CAN stand-alone transceiver with Silent mode. It combines the functionality of the TJA1050 transceiver with improved EMC and ESD handling capability. Improved slope control and high DC handling capability on the bus pins provides additional application flexibility.

The TJA1051 is available in three versions, distinguished only by the function of pin 5:

- The TJA1051T is backwards compatible with the TJA1050
- The TJA1051T/3 and TJA1051TK/3 allow for direct interfacing to microcontrollers with supply voltages down to 3 V
- The TJA1051T/E allows the transceiver to be switched to a very low-current Off mode.

### 7.1 Operating modes

The TJA1051 supports two operating modes, Normal and Silent, which are selected via pin S. An additional Off mode is supported in the TJA1051T/E via pin EN. See <u>Table 4</u> for a description of the operating modes under normal supply conditions.

Mode	Inputs			Outputs	
	Pin EN <sup>[1]</sup>	Pin S	Pin TXD	CAN driver	Pin RXD
Normal	HIGH	LOW	LOW	dominant	active <sup>[2]</sup>
	HIGH	LOW	HIGH	recessive	active <sup>[2]</sup>
Silent	HIGH	HIGH	X <u>[3]</u>	recessive	active <sup>[2]</sup>
Off[1]	LOW	X <u>[3]</u>	X <u>[3]</u>	floating	floating

#### Table 4. Operating modes

[1] Only available on the TJA1051T/E.

[2] LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.

[3] 'X' = don't care.

#### 7.1.1 Normal mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver is able to transmit and receive data via the bus lines CANH and CANL (see Figure 1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible ElectroMagnetic Emission (EME).

#### 7.1.2 Silent mode

A HIGH level on pin S selects Silent mode. In Silent mode the transmitter is disabled, releasing the bus pins to recessive state. All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

#### 7.1.3 Off mode

A LOW level on pin EN of TJA1051T/E selects Off mode. In Off mode the entire transceiver is disabled, allowing the microcontroller to save power when CAN communication is not required. The bus pins are floating in Off mode, making the transceiver invisible to the rest of the network.

### 7.2 Fail-safe features

#### 7.2.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than  $t_{to(dom)TXD}$ , the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH. The TXD dominant time-out time also defines the minimum possible bit rate of 20 kbit/s.

#### 7.2.2 Internal biasing of TXD, S and EN input pins

Pin TXD has an internal pull-up to  $V_{IO}$  and pins S and EN (TJA1051T/E) have internal pull-downs to GND. This ensures a safe, defined state in case one or more of these pins is left floating.

#### 7.2.3 Undervoltage detection on pins V<sub>CC</sub> and V<sub>IO</sub>

Should V<sub>CC</sub> or V<sub>IO</sub> drop below their respective undervoltage detection levels (V<sub>uvd(VCC)</sub> and V<sub>uvd (VIO)</sub>; see <u>Table 7</u>), the transceiver will switch off and disengage from the bus (zero load) until V<sub>CC</sub> and V<sub>IO</sub> have recovered.

#### 7.2.4 Overtemperature protection

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature,  $T_{j(sd)}$ , the output drivers will be disabled until the virtual junction temperature falls below  $T_{j(sd)}$  and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillations due to temperature drift are avoided.

### 7.3 V<sub>IO</sub> supply pin

There are three versions of the TJA1051 available, only differing in the function of a single pin. Pin 5 is either an enable control input (EN), a  $V_{IO}$  supply pin or is not connected.

Pin V<sub>IO</sub> on the TJA1051T/3 and TJA1051TK/3 should be connected to the microcontroller supply voltage (see Figure 6). This will adjust the signal levels of pins TXD, RXD and S to the I/O levels of the microcontroller. For versions of the TJA1051 without a V<sub>IO</sub> pin, the V<sub>IO</sub> input is internally connected to V<sub>CC</sub>. This sets the signal levels of pins TXD, RXD and S to levels compatible with 5 V microcontrollers.

## 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>x</sub>	voltage on pin x <sup>[1]</sup>	on pins CANH, CANL	-58	+58	V
		on any other pin	-0.3	+7	V
V <sub>(CANH-CANL)</sub>	voltage between pin CANH and pin CANL		-27	+27	V
V <sub>trt</sub>	transient voltage	on pins CANH, CANL	2]		
		pulse 1	-100	-	V
		pulse 2a	-	75	V
		pulse 3a	-150	-	V
		pulse 3b	-	100	V
V <sub>ESD</sub>	electrostatic discharge voltage	IEC 61000-4-2 (150 pF, 330 Ω)	3]		
		at pins CANH and CANL	-8	+8	kV
		Human Body Model (HBM); 100 pF, 1.5 k $\Omega$	[4]		
		at pins CANH and CANL	-8	+8	kV
		at any other pin	-4	+4	kV
		Machine Model (MM); 200 pF, 0.75 $\mu$ H, 10 $\Omega$	5]		
		at any pin	-300	+300	V
		Charged Device Model (CDM); field Induced charge; 4 pF	[ <u>6]</u>		
		at corner pins	-750	+750	V
		at any pin	-500	+500	V
T <sub>vj</sub>	virtual junction temperature		7] –40	+150	°C
T <sub>stg</sub>	storage temperature		-55	+150	°C

[1] The device can sustain voltages up to the specified values over the product lifetime, provided applied voltages (including transients) never exceed these values.

[2] According to IEC TS 62228 (2007), Section 4.2.4; parameters for standard pulses defined in ISO7637 part 2: 2004-06.

- [3] According to IEC TS 62228 (2007), Section 4.3; DIN EN 61000-4-2.
- [4] According to AEC-Q100-002.
- [5] According to AEC-Q100-003.
- [6] AEC-Q100-011 Rev-C1. The classification level is C4B.
- [7] In accordance with IEC 60747-1. An alternative definition of virtual junction temperature is:  $T_{vj} = T_{amb} + P \times R_{th(vj-a)}$ , where  $R_{th(vj-a)}$  is a fixed value to be used for the calculation of  $T_{vj}$ . The rating for  $T_{vj}$  limits the allowable combinations of power dissipation (P) and ambient temperature ( $T_{amb}$ ).

## 9. Thermal characteristics

#### Table 6. Thermal characteristics

According to IEC 60747-1.

Symbol	Parameter	Conditions	Value	Unit
R <sub>th(vj-a)</sub>	thermal resistance from virtual junction to ambient	SO8 package; in free air	155	K/W
		HVSON8 package; in free air	55	K/W

## **10. Static characteristics**

#### Table 7. Static characteristics

 $T_{vj} = -40 \ ^{\circ}C$  to  $+150 \ ^{\circ}C$ ;  $V_{CC} = 4.5 \ V$  to 5.5 V;  $V_{IO} = 2.8 \ V$  to 5.5  $V_{11}^{(11)}$ ;  $R_L = 60 \ \Omega$  unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the  $IC_{21}^{(21)}$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply; pir	N V <sub>CC</sub>					1
V <sub>CC</sub>	supply voltage		4.5	-	5.5	V
I <sub>CC</sub>	supply current	Off mode (TJA1051T/E)	1	5	8	μA
		Silent mode	0.1	1	2.5	mA
		Normal mode				
		recessive; V <sub>TXD</sub> =V <sub>IO</sub> <sup>[3]</sup>	-	5	10	mA
		dominant; V <sub>TXD</sub> = 0 V	-	50	70	mA
		$\label{eq:transform} \begin{array}{l} \text{dominant; } V_{TXD} = 0 \ V;\\ \text{short circuit on bus lines;}\\ -3 \ V < (V_{CANH} = V_{CANL}) < +18 \ V \end{array}$	2.5	80	110	mA
V <sub>uvd(VCC)</sub>	undervoltage detection voltage on pin $V_{CC}$		3.5	-	4.5	V
I/O level ad	apter supply; pin V <sub>IO</sub> [1]					
V <sub>IO</sub>	supply voltage on pin $V_{IO}$		2.8	-	5.5	V
I <sub>IO</sub>	supply current on pin V <sub>IO</sub>	Normal/Silent mode				
		recessive; $V_{TXD} = V_{IO}^{[3]}$	-	80	250	μA
		dominant; $V_{TXD} = 0 V$	-	350	500	μA
V <sub>uvd(VIO)</sub>	undervoltage detection voltage on pin $V_{IO}$		1.3	2.0	2.7	V
Mode cont	rol inputs; pins S and EN <sup>[4]</sup>			-		
V <sub>IH</sub>	HIGH-level input voltage	]	<sup>5]</sup> 0.7V <sub>IO</sub> <sup>[3]</sup>	-	V <sub>IO</sub> + 0.3[3]	V
V <sub>IL</sub>	LOW-level input voltage		-0.3	-	0.3V <sub>IO</sub> [3]	V
I <sub>IH</sub>	HIGH-level input current	$V_{\rm S} = V_{\rm IO}; V_{\rm EN} = V_{\rm IO}^{[3]}$	1	4	10	μA
IL	LOW-level input current	$V_{S} = 0 V; V_{EN} = 0 V$	-1	0	+1	μA
CAN transr	nit data input; pin TXD					
V <sub>IH</sub>	HIGH-level input voltage	1	5] 0.7V <sub>IO</sub> [3]	-	V <sub>IO</sub> + 0.3[3]	V
V <sub>IL</sub>	LOW-level input voltage		-0.3	-	+0.3V <sub>IO</sub> [3]	V
I <sub>IH</sub>	HIGH-level input current	$V_{TXD} = V_{IO}^{[3]}$	-5	0	+5	μA
IL	LOW-level input current	Normal mode; V <sub>TXD</sub> = 0 V	-260	-150	-30	μA
Ci	input capacitance	1	6] _	5	10	pF
CAN receiv	ve data output; pin RXD					1
I <sub>OH</sub>	HIGH-level output current	$V_{RXD} = V_{IO} - 0.4 V^{[3]}$	-8	-3	-1	mA
I <sub>OL</sub>	LOW-level output current	$V_{RXD} = 0.4 V$ ; bus dominant	2	5	12	mA
Bus lines;	pins CANH and CANL					1
V <sub>O(dom)</sub>	dominant output voltage	$V_{TXD} = 0 V; t < t_{to(dom)TXD}$				
		pin CANH; $R_L = 50 \Omega$ to $65 \Omega$	2.75	3.5	4.5	V
		pin CANL; $R_L = 50 \Omega$ to $65 \Omega$	0.5	1.5	2.25	V
V <sub>dom(TX)sym</sub>	transmitter dominant voltage symmetry	$V_{dom(TX)sym} = V_{CC} - V_{CANH} - V_{CANL}$	-400	-	+400	mV

#### Table 7. Static characteristics ...continued

 $T_{vj} = -40 \ ^{\circ}C$  to  $+150 \ ^{\circ}C$ ;  $V_{CC} = 4.5 \ V$  to 5.5 V;  $V_{IO} = 2.8 \ V$  to 5.5 V<sup>[1]</sup>;  $R_L = 60 \ \Omega$  unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC<sup>[2]</sup>.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>TXsym</sub>	transmitter voltage symmetry		0.9V <sub>CC</sub>	-	1.1V <sub>CC</sub>	V
V <sub>O(dif)</sub>	differential output voltage	dominant: Normal mode; $V_{TXD} = 0 V$ ; t < $t_{to(dom)TXD}$ ; $V_{CC} = 4.75 V$ to 5.25 V				
		$R_L = 45 \Omega$ to $65 \Omega$	1.5	-	3	V
		$R_L = 45 \Omega$ to 70 $\Omega$	1.5	-	3.3	V
		R <sub>L</sub> = 2240 Ω	1.5	-	5	V
		recessive; no load				
		Normal mode: $V_{TXD} = V_{IO}^{[3]}$	-50	-	+50	mV
V <sub>O(rec)</sub>	recessive output voltage	Normal/Silent mode; V <sub>TXD</sub> = V <sub>IO</sub> <sup>[3]</sup> ; no load	2	0.5V <sub>CC</sub>	3	V
V <sub>th(RX)dif</sub>	differential receiver threshold voltage	$\label{eq:loss} \begin{array}{l} \mbox{Normal/Silent mode;} \\ -30 \ \mbox{V} \leq \mbox{V}_{CANL} \leq +30 \ \mbox{V;} \\ -30 \ \mbox{V} \leq \mbox{V}_{CANH} \leq +30 \ \mbox{V} \end{array}$	0.5	0.7	0.9	V
V <sub>rec(RX)</sub>	receiver recessive voltage	Normal/Silent mode; $-30 V \le V_{CANL} \le +30 V;$ $-30 V \le V_{CANH} \le +30 V$	-4	-	0.5	V
V <sub>dom(RX)</sub>	receiver dominant voltage	Normal/Silent mode; $-30 V \le V_{CANL} \le +30 V;$ $-30 V \le V_{CANH} \le +30 V$	0.9	-	9.0	V
V <sub>hys(RX)dif</sub>	differential receiver hysteresis voltage	$\label{eq:linear} \begin{array}{l} \mbox{Normal/Silent mode;} \\ -30 \ \mbox{V} \leq \mbox{V}_{CANL} \leq +30 \ \mbox{V;} \\ -30 \ \mbox{V} \leq \mbox{V}_{CANH} \leq +30 \ \mbox{V} \end{array}$	50	120	200	mV
I <sub>O(sc)dom</sub>	dominant short-circuit output	$V_{TXD} = 0 V; t < t_{to(dom)TXD}; V_{CC} = 5 V$				
	current	pin CANH; $V_{CANH} = -15$ V to +40 V	-100	-70	-40	mA
		pin CANL; $V_{CANL} = -15$ V to +40 V	40	70	100	mA
I <sub>O(sc)rec</sub>	recessive short-circuit output current	Normal/Silent mode; $V_{TXD} = V_{IO}^{[3]}$ ; $V_{CANH} = V_{CANL} = -27 \text{ V to } +32 \text{ V}$	-5	-	+5	mA
IL	leakage current		-5	0	+5	μA
R <sub>i</sub>	input resistance	$\label{eq:V_CANL} \begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array} \begin{array}{c} \begin{tabular}{l} \begin{tabular}{l} \hline \end{tabular} \end{tabular}$	9	15	28	kΩ
$\Delta R_i$	input resistance deviation	$\begin{array}{ll} 0 \ V \leq V_{CANL} \leq +5 \ V; & [6] \\ 0 \ V \leq V_{CANH} \leq +5 \ V \end{array}$	-1	-	+1	%
R <sub>i(dif)</sub>	differential input resistance	$\label{eq:linear} \begin{array}{l} -2 \ V \leq V_{CANL} \leq +7 \ V; \\ -2 \ V \leq V_{CANH} \leq +7 \ V \end{array} \tag{6}$	19	30	52	kΩ
C <sub>i(cm)</sub>	common-mode input capacitance	<u>[6]</u>	-	-	20	pF
		1				

#### Table 7. Static characteristics ... continued

 $T_{vj} = -40 \text{ °C to } +150 \text{ °C}; V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; V_{IO} = 2.8 \text{ V to } 5.5 \text{ V}^{[1]}; R_L = 60 \Omega \text{ unless specified otherwise; All voltages are defined with respect to ground; Positive currents flow into the IC<sup>[2]</sup>.$ 

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit			
C <sub>i(dif)</sub>	differential input capacitance	[6]	-	-	10	pF			
Temperatur	Temperature protection								
T <sub>j(sd)</sub>	shutdown junction temperature	[ <u>6]</u>	-	190	-	°C			

[1] Only TJA1051T/3 and TJA1051TK/3 have a V<sub>IO</sub> pin. In transceivers without a V<sub>IO</sub> pin, the V<sub>IO</sub> input is internally connected to V<sub>CC</sub>.

[2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

[3]  $V_{IO} = V_{CC}$  for the non-V<sub>IO</sub> product variants TJA1051T(/E)

[4] Only TJA1051T/E has an EN pin.

[5] Maximum value assumes  $V_{CC} < V_{IO}$ ; if  $V_{CC} > V_{IO}$ , the maximum value will be  $V_{CC} + 0.3 V$ .

[6] Not tested in production; guaranteed by design.

[7] The test circuit used to measure the bus output voltage symmetry (which includes C<sub>SPLIT</sub>) is shown in Figure 8.

## **11. Dynamic characteristics**

#### Table 8. Dynamic characteristics


 $T_{vj} = -40 \text{ °C to } +150 \text{ °C}; V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; V_{IO} = 2.8 \text{ V to } 5.5 \text{ V}^{[1]}; R_L = 60 \Omega$  unless specified otherwise. All voltages are defined with respect to ground. Positive currents flow into the IC.<sup>[2]</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Transceiver t	iming; pins CANH, CANL, TXD and RXD;	see Figure 7 and Figure 3		1			I
t <sub>d(TXD-busdom)</sub>	delay time from TXD to bus dominant	Normal mode		-	65	-	ns
t <sub>d(TXD-busrec)</sub>	delay time from TXD to bus recessive	Normal mode		-	90	-	ns
t <sub>d(busdom-RXD)</sub>	delay time from bus dominant to RXD	Normal/Silent mode		-	60	-	ns
t <sub>d(busrec-RXD)</sub>	delay time from bus recessive to RXD	Normal/Silent mode		-	65	-	ns
t <sub>d(TXDL-RXDL)</sub>	delay time from TXD LOW to RXD LOW	Normal mode: versions with $V_{IO}$ pin		40	-	250	ns
		Normal mode: other versions		40	-	220	ns
t <sub>d(TXDH-RXDH)</sub>	delay time from TXD HIGH to RXD HIGH	Normal mode: versions with $V_{IO}$ pin		40	-	250	ns
		Normal mode: other versions		40	-	220	ns
t <sub>bit(bus)</sub>	transmitted recessive bit width	t <sub>bit(TXD)</sub> = 500 ns	[3]	435	-	530	ns
		t <sub>bit(TXD)</sub> = 200 ns	[3]	155	-	210	ns
t <sub>bit(RXD)</sub>	bit time on pin RXD	t <sub>bit(TXD)</sub> = 500 ns	[3]	400	-	550	ns
		t <sub>bit(TXD)</sub> = 200 ns	3]	120	-	220	ns
$\Delta t_{rec}$	receiver timing symmetry	$t_{bit(TXD)} = 500 \text{ ns}$		-65	-	+40	ns
		t <sub>bit(TXD)</sub> = 200 ns		-45	-	+15	ns
t <sub>to(dom)</sub> TXD	TXD dominant time-out time	V <sub>TXD</sub> = 0 V; Normal mode	[4]	0.3	1	5	ms


[1] Only TJA1051T/3 and TJA1051TK/3 have a VIO pin. In transceivers without a VIO pin, the VIO input is internally connected to VCC.

[2] All parameters are guaranteed over the virtual junction temperature range by design. Factory testing uses correlated test conditions to cover the specified temperature and power supply voltage range.

- [3] See Figure 4.
- [4] Minimum value of 0.8ms required according to SAE J2284; 0.3ms is allowed according to ISO11898-2:2016 for legacy devices.




**TJA1051** 




## 12. Application information

### 12.1 Application diagrams




TJA1051 Product data sheet




### **12.2 Application hints**

Further information on the application of the TJA1051 can be found in NXP application hints AH1014 Application Hints - Standalone high speed CAN transceiver TJA1042/TJA1043/TJA1048/TJA1051.

## 13. Test information



TJA1051 **Product data sheet** 




## 13.1 Quality information


This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q100 Rev-G - Failure mechanism based stress test qualification for integrated circuits, and is suitable for use in automotive applications.

TJA1051 **Product data sheet** 

**TJA1051 High-speed CAN transceiver** 

## 14. Package outline





HVSON8: plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3 x 3 x 0.85 mm

#### Fig 10. Package outline SOT782-1 (HVSON8)

All information provided in this document is subject to legal disclaimers.

## **15. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

All information provided in this document is subject to legal disclaimers.

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 11</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with <u>Table 9</u> and <u>10</u>

#### Table 9. SnPb eutectic process (from J-STD-020D)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )					
	< 350	≥ <b>350</b>				
< 2.5	235	220				
≥ 2.5	220	220				


#### Table 10. Lead-free process (from J-STD-020D)

Package thickness (mm)	Package reflow	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )	Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 11.

**TJA1051** 



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

## 17. Soldering of HVSON packages

<u>Section 17</u> contains a brief introduction to the techniques most commonly used to solder Surface Mounted Devices (SMD). A more detailed discussion on soldering HVSON leadless package ICs can found in the following application notes:

- AN10365 'Surface mount reflow soldering description"
- AN10366 "HVQFN application information"

# 18. Appendix: ISO 11898-2:2016 parameter cross-reference list

#### Table 11. ISO 11898-2:2016 to NXP data sheet parameter conversion

SO 11898-2:2016		NXP data she	NXP data sheet	
Parameter	Notation	Symbol	Parameter	
HS-PMA dominant output characteristics				
Single ended voltage on CAN_H	V <sub>CAN_H</sub>	V <sub>O(dom)</sub>	dominant output voltage	
Single ended voltage on CAN_L	V <sub>CAN_L</sub>	_		
Differential voltage on normal bus load	V <sub>Diff</sub>	V <sub>O(dif)</sub>	differential output voltage	
Differential voltage on effective resistance during arbitration				
Optional: Differential voltage on extended bus load range				
HS-PMA driver symmetry				
Driver symmetry	V <sub>SYM</sub>	V <sub>TXsym</sub>	transmitter voltage symmetry	
Maximum HS-PMA driver output current				
Absolute current on CAN_H	I <sub>CAN_H</sub>	I <sub>O(sc)dom</sub>	dominant short-circuit output	
Absolute current on CAN_L	I <sub>CAN_L</sub>		current	
HS-PMA recessive output characteristics, bus biasing ad	ctive/inacti	ve		
Single ended output voltage on CAN_H	V <sub>CAN_H</sub>	V <sub>O(rec)</sub>	recessive output voltage	
Single ended output voltage on CAN_L	V <sub>CAN_L</sub>			
Differential output voltage	V <sub>Diff</sub>	V <sub>O(dif)</sub>	differential output voltage	
Optional HS-PMA transmit dominant timeout				
Transmit dominant timeout, long	t <sub>dom</sub>	t <sub>to(dom)TXD</sub>	TXD dominant time-out time	
Transmit dominant timeout, short				
HS-PMA static receiver input characteristics, bus biasing	g active/ina	active		
Recessive state differential input voltage range Dominant state differential input voltage range	V <sub>Diff</sub>	$V_{th(RX)dif}$	differential receiver threshold voltage	
		V <sub>rec(RX)</sub>	receiver recessive voltage	
		V <sub>dom(RX)</sub>	receiver dominant voltage	
HS-PMA receiver input resistance (matching)				
Differential internal resistance	R <sub>Diff</sub>	R <sub>i(dif)</sub>	differential input resistance	
Single ended internal resistance	R <sub>CAN_H</sub> R <sub>CAN_L</sub>	R <sub>i</sub>	input resistance	
Matching of internal resistance	MR	$\Delta R_i$	input resistance deviation	
HS-PMA implementation loop delay requirement				
Loop delay	t <sub>Loop</sub>	t <sub>d(TXDH-RXDH)</sub>	delay time from TXD HIGH to RXD HIGH	
		t <sub>d(TXDL-RXDL)</sub>	delay time from TXD LOW to RXD LOW	
Optional HS-PMA implementation data signal timing request 2 Mbit/s and above 2 Mbit/s up to 5 Mbit/s	uirements	for use with bit	rates above 1 Mbit/s up to	
Transmitted recessive bit width @ 2 Mbit/s / @ 5 Mbit/s, intended	t <sub>Bit(Bus)</sub>	t <sub>bit(bus)</sub>	transmitted recessive bit width	
Received recessive bit width @ 2 Mbit/s / @ 5 Mbit/s	t <sub>Bit(RXD)</sub>	t <sub>bit(RXD)</sub>	bit time on pin RXD	
Receiver timing symmetry @ 2 Mbit/s / @ 5 Mbit/s	Δt <sub>Rec</sub>	Δt <sub>rec</sub>	receiver timing symmetry	

**Product data sheet** 

ISO 11898-2:2016		NXP data sheet		
Parameter	Notation	Symbol	Parameter	
HS-PMA maximum ratings of V <sub>CAN_H</sub> , V <sub>CAN_L</sub> and V <sub>Diff</sub>				
Maximum rating V <sub>Diff</sub>	V <sub>Diff</sub>	V <sub>(CANH-CANL)</sub>	voltage between pin CANH and pin CANL	
General maximum rating $V_{\text{CAN}_{-}\text{H}}$ and $V_{\text{CAN}_{-}\text{L}}$	V <sub>CAN_H</sub>	V <sub>x</sub>	voltage on pin x	
Optional: Extended maximum rating VCAN_H and VCAN_L	V <sub>CAN_L</sub>			
HS-PMA maximum leakage currents on CAN_H and CAN_L, unpowered				
Leakage current on CAN_H, CAN_L	I <sub>CAN_H</sub> I <sub>CAN_L</sub>	IL	leakage current	
HS-PMA bus biasing control timings				
CAN activity filter time, long	t <sub>Filter</sub>	twake(busdom)[1]	bus dominant wake-up time	
CAN activity filter time, short		t <sub>wake(busrec)</sub> [1]	bus recessive wake-up time	
Wake-up timeout, short	t <sub>Wake</sub>	t <sub>to(wake)bus</sub>	bus wake-up time-out time	
Wake-up timeout, long				
Timeout for bus inactivity	t <sub>Silence</sub>	t <sub>to(silence)</sub>	bus silence time-out time	
Bus Bias reaction time	t <sub>Bias</sub>	t <sub>d(busact-bias)</sub>	delay time from bus active to bias	

#### Table 11. ISO 11898-2:2016 to NXP data sheet parameter conversion ... continued

21 of 25

## **19. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes		
TJA1051 v.9	20171128	Product data sheet	-	TJA1051 v.8.1		
Modifications:	Updated to comply v	• Updated to comply with ISO 11898-2:2016 and SAE J22884-1 through SAE J2284-5 specifications:				
	<ul> <li><u>Section 1</u>: text are</li> </ul>	<ul> <li><u>Section 1</u>: text amended (2nd last paragraph)</li> </ul>				
	<ul> <li><u>Section 2.1</u>: text amended (1st entry)</li> </ul>					
		- <u>Table 7</u> : values changed and/or measurements conditions amended/added for parameters $I_{CC}$ ,				
		$V_{dom(TX)sym}$ , $V_{TXsym}$ , $V_{O(dif)}$ , $V_{rec(RX)}$ , $V_{dom(RX)}$ , $I_{O(sc)dom}$ , $R_i$ , $\Delta R_i$ and $R_{i(dif)}$				
		- <u>Table 8</u> : <u>Table note 4</u> added				
		- Figure 3: thresholds clarified				
		<ul> <li>Figure 4: title changed</li> <li>Figure 5, Figure 6, Figure 8: amended</li> </ul>				
	• Figure 5, Figure 6, F	-igure 8: amended				
TJA1051 v.8.1	20160712	Product data sheet	-	TJA1051 v.7		
TJA1051 v.7	20150115	Product data sheet	-	TJA1051 v.6		
TJA1051 v.6	20110325	Product data sheet	-	TJA1051 v.5		
TJA1051 v.5	20101229	Product data sheet	-	TJA1051 v.4		
TJA1051 v.4	20091020	Product data sheet	-	TJA1051 v.3		
TJA1051 v.3	20090825	Product data sheet	-	TJA1051 v.2		
TJA1051 v.2	20090701	Product data sheet	-	TJA1051 v.1		
TJA1051 v.1	20090309	Product data sheet	-	-		

#### Table 12.Revision history

## 20. Legal information

### 20.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 20.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 20.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

## 21. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# **TJA1051**

**High-speed CAN transceiver** 

## 22. Contents

1	General description 1
2	Features and benefits 1
2.1	General 1
2.2	Low-power management 2
2.3	Protection 2
3	Quick reference data 2
4	Ordering information 3
5	Block diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 4
7	Functional description 5
7.1	Operating modes 5
7.1.1	Normal mode
7.1.2	Silent mode 5
7.1.3	Off mode 6
7.2	Fail-safe features
7.2.1	TXD dominant time-out function 6
7.2.2 7.2.3	Internal biasing of TXD, S and EN input pins. 6
7.2.3	Undervoltage detection on pins V <sub>CC</sub> and V <sub>IO</sub> 6 Overtemperature protection 6
7.2.4	V <sub>IO</sub> supply pin
8	Limiting values
•	Thermal characteristics
9 10	Static characteristics
11	
	Dynamic characteristics 10
	Dynamic characteristics
12	Application information
<b>12</b> 12.1	Application information.12Application diagrams12
<b>12</b> 12.1 12.2	Application information.12Application diagrams12Application hints12
<b>12</b> 12.1 12.2 <b>13</b>	Application information.12Application diagrams12Application hints12Test information.13
<b>12</b> 12.1 12.2 <b>13</b> 13.1	Application information.12Application diagrams12Application hints12Test information13Quality information13
<b>12</b> 12.1 12.2 <b>13</b> 13.1 <b>14</b>	Application information.12Application diagrams12Application hints12Test information13Quality information13Package outline14
12 12.1 12.2 13 13.1 14 15	Application information.12Application diagrams12Application hints12Test information13Quality information13Package outline14Handling information16
12 12.1 12.2 13 13.1 14 15 16	Application information.12Application diagrams12Application hints12Test information.13Quality information13Package outline14Handling information.16Soldering of SMD packages16
12 12.1 12.2 13 13.1 14 15 16 16.1	Application information.12Application diagrams12Application hints12Test information.13Quality information13Package outline14Handling information.16Soldering of SMD packages16Introduction to soldering16
12 12.1 12.2 13 13.1 14 15 16 16.1 16.2	Application information.12Application diagrams12Application hints12Test information.13Quality information13Package outline14Handling information.16Soldering of SMD packages16Introduction to soldering16Wave and reflow soldering16
12 12.1 12.2 13 13.1 14 15 16 16.1	Application information.12Application diagrams12Application hints12Test information.13Quality information13Package outline14Handling information.16Soldering of SMD packages16Introduction to soldering16Wave and reflow soldering16Wave soldering16
<b>12</b> 12.1 12.2 <b>13</b> 13.1 <b>14</b> <b>15</b> <b>16</b> 16.1 16.2 16.3	Application information.       12         Application diagrams       12         Application hints       12         Test information.       13         Quality information       13         Package outline       14         Handling information.       16         Soldering of SMD packages       16         Introduction to soldering       16         Wave and reflow soldering       16         Reflow soldering       17
<b>12</b> 12.1 12.2 <b>13</b> 13.1 <b>14</b> <b>15</b> <b>16</b> 16.1 16.2 16.3 16.4	Application information.12Application diagrams12Application hints12Test information13Quality information13Package outline14Handling information16Soldering of SMD packages16Introduction to soldering16Wave and reflow soldering16Reflow soldering17Soldering of HVSON packages18
<ul> <li>12</li> <li>12.1</li> <li>12.2</li> <li>13</li> <li>13.1</li> <li>14</li> <li>15</li> <li>16</li> <li>16.1</li> <li>16.2</li> <li>16.3</li> <li>16.4</li> <li>17</li> </ul>	Application information.       12         Application diagrams       12         Application hints       12         Test information.       13         Quality information       13         Package outline       14         Handling information.       16         Soldering of SMD packages       16         Introduction to soldering       16         Wave and reflow soldering       16         Reflow soldering       17
<ul> <li>12</li> <li>12.1</li> <li>12.2</li> <li>13</li> <li>13.1</li> <li>14</li> <li>15</li> <li>16</li> <li>16.1</li> <li>16.2</li> <li>16.3</li> <li>16.4</li> <li>17</li> </ul>	Application information.12Application diagrams12Application hints12Test information13Quality information13Package outline14Handling information16Soldering of SMD packages16Introduction to soldering16Wave and reflow soldering16Wave soldering16Reflow soldering17Soldering of HVSON packages18Appendix: ISO 11898-2:2016 parameter
<ul> <li>12.1</li> <li>12.2</li> <li>13</li> <li>13.1</li> <li>14</li> <li>15</li> <li>16</li> <li>16.1</li> <li>16.2</li> <li>16.3</li> <li>16.4</li> <li>17</li> <li>18</li> </ul>	Application information.12Application diagrams12Application hints12Test information13Quality information13Package outline14Handling information16Soldering of SMD packages16Introduction to soldering16Wave and reflow soldering16Reflow soldering17Soldering of HVSON packages18Appendix: ISO 11898-2:2016 parameter19Revision history21
<ol> <li>12</li> <li>12.1</li> <li>12.2</li> <li>13</li> <li>13.1</li> <li>14</li> <li>15</li> <li>16</li> <li>16.1</li> <li>16.2</li> <li>16.3</li> <li>16.4</li> <li>17</li> <li>18</li> <li>19</li> </ol>	Application information.12Application diagrams12Application hints12Test information13Quality information13Package outline14Handling information16Soldering of SMD packages16Introduction to soldering16Wave and reflow soldering16Reflow soldering17Soldering of HVSON packages18Appendix: ISO 11898-2:2016 parameter19Revision history21

20.2	Definitions	22
20.3	Disclaimers	22
20.4	Trademarks	23
21	Contact information	23
22	Contents	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP N.V. 2017.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 November 2017 Document identifier: TJA1051