

12-BIT, 80-MSPS ADC WITH BUFFERED ANALOG INPUTS

¹FEATURES

- **Maximum Sample Rate: 80 MSPS**
-
- -
	-
-
-
- **Programmable Fine Gain for SNR and SFDR**
-
- **Supports Sine, LVCMOS, LVPECL, LVDS Clock** The digital data outputs are parallel CMOS or DDR
-
- Internal Reference with Support for External and output built and strength, plus L
Reference
Reference and internal termination programmability.
-
-
- **3.3 V Analog and 1.8 V to 3.3 V Digital Supply** the desired state after power-up.
-
-
-

APPLICATIONS

- **Wireless Communications Infrastructure**
- **Software Defined Radio**
- **Power Amplifier Linearization**
- **802.16d/e**
- **Test and Measurement Instrumentation**
- **High Definition Video**
- **Medical Imaging**
- **Radar Systems**

DESCRIPTION

• **12-bit Resolution with No Missing Codes** ADS61B23 is a 12-bit A/D converter (ADC) with a **Buffered Analog Inputs with** maximum sampling frequency of 80 MSPS. It combines high performance and low power combines high performance and low power **– Very Low Input Capacitance (< 2 pF)** consumption in a compact 32-QFN package. The analog inputs use buffers to isolate the switching • **82 dBc SFDR and 70 dBFS SNR** transients of the internal sample & hold from the external driving circuit. The buffered inputs present **(-1 dBFS or 1.8 Vpp input)** very low input capacitance (< 2pF) & wide bandwidth. • **85 dBc SFDR (-6 dBFS or 1 Vpp input)** This makes it easy to drive them at high input
• **3.5 dB Coarse Gain and up to 6 dB** frequencies, compared to an ADC without the input frequencies, compared to an ADC without the input buffers.

Trade-Off
ADS61B23 has coarse and fine gain options that are
Parallel CMOS and Double Data Rate (DDR) and the improve SEDB performance at lower **Parallel CMOS and Double Data Rate (DDR)** used to improve SFDR performance at lower
LVDS Output Options **by the analog in the STAT** full-scale analog input ranges. full-scale analog input ranges.

LVDS (Double Data Rate). Several features exist to **Clock Duty Cycle Stabilizer** ease data capture—controls for output clock position and output buffer drive strength, plus LVDS current

The output interface type, gain, and other functions • **External Decoupling Eliminated for References** are programmed using a 3-wire serial interface. **Programmable Output Clock Position and** Alternatively, some of these functions are configured
Drive Strength to Ease Data Capture
Insing dedicated parallel pips so the device starts in using dedicated parallel pins so the device starts in

• **32-pin QFN Package (5 mm** × **5 mm)** ADS61B23 includes internal references, while • **Pin Compatible 12-Bit Family (ADS612X)** eliminating the traditional reference pins and associated external decoupling. External reference • **Temperature range –40**°**C to 85**°**C** mode is also supported.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

Ala

SLAS582–FEBRUARY 2008

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

B0290-01

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

SLAS582–FEBRUARY 2008

PACKAGE/ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. θ_{JA} = 34 °C/W (0 LFM air flow), $\theta_{\rm JC}$ = 30 °C/W when used with 2 oz. copper trace and pad soldered directly to a JEDEC standard four layer 3 in \times 3 in (7.62 cm \times 7.62 cm) PCB.

ABSOLUTE MAXIMUM RATINGS(1)

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

(1) See *[Output Buffer Strength Programmability](#page-37-0)* in application section

ELECTRICAL CHARACTERISTICS

Typical values are specified at 25°C, AVDD= 3.3 V, DRVDD=1.8 to 3.3 V, sampling frequency = 80 MSPS, -1 dBFS differential analog input (1.8Vpp) , internal reference mode & apply to CMOS and LVDS interfaces, unless otherwise noted. Min and max values are specified across the full temperature range T_MIN = –40°C to T_MAX = 85°C at AVDD = 3.3 V, DRVDD = 3.3 V.

(1) This is specified by design and characterization; it is not tested in production.
(2) In CMOS mode, the DRVDD current scales with the sampling frequency and

In CMOS mode, the DRVDD current scales with the sampling frequency and the load capacitance on output pins (see [Figure 26](#page-26-0)).

ELECTRICAL CHARACTERISTICS

Typical values are specified at 25°C, AVDD= 3.3 V, DRVDD=1.8 to 3.3 V, sampling frequency = 80 MSPS, 50% clock duty cycle, -1 dBFS differential analog input (1.8Vpp), internal reference mode & apply to CMOS and LVDS interfaces, unless otherwise noted.

Min and max values are specified across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$ at AVDD = 3.3 V & DRVDD $= 3.3 V.$

ELECTRICAL CHARACTERISTICS (continued)

Typical values are specified at 25°C, AVDD= 3.3 V, DRVDD=1.8 to 3.3 V, sampling frequency = 80 MSPS, 50% clock duty cycle, –1 dBFS differential analog input (1.8Vpp) , internal reference mode & apply to CMOS and LVDS interfaces, unless otherwise noted.

Min and max values are specified across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$ at AVDD = 3.3 V & DRVDD $= 3.3 V.$

DIGITAL CHARACTERISTICS(1)

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1 with $AVDD = 3.0$ to 3.6 V.

(1) All LVDS and CMOS specifications are characterized, but not tested at production.

 (2) I_O Refers to the LVDS buffer current setting, R_L is the differential load resistance between the LVDS output pair.

TIMING CHARACTERISTICS – LVDS AND CMOS MODES(1)

Typical values are specified at 25°C, AVDD= 3.3 V, sampling frequency = 80 MSPS, 50% clock duty cycle, sine wave input clock, 1.5 V_{PP} clock amplitude, C_L = 5 pF⁽²⁾, I_O = 3.5 mA, R_L = 100 Ω ⁽³⁾, no internal termination & apply to CMOS and LVDS interfaces, unless otherwise noted.

Min and max values are specified across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$ for AVDD = 3.0 to 3.6 V, unless otherwise noted.

For timings at lower sampling frequencies, see the [APPLICATION INFORMATION](#page-28-0) section of this data sheet.

(1) Timing parameters are specified by design and characterization and not tested in production.

(2) C_L is the Effective external single-ended load capacitance between each output pin and ground.
(3) I_Q Refers to the LVDS buffer current setting; R_I is the differential load resistance between the LV

(3) I_O Refers to the LVDS buffer current setting; R_L is the differential load resistance between the LVDS output pair.
(4) Measurements are done with a transmission line of 100 Ω characteristic impedance between th

(4) Measurements are done with a transmission line of 100 Ω characteristic impedance between the device and the load.
(5) Setup and hold time specifications take into account the effect of jitter on the output data and Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(6) Data valid refers to logic high of +100 mV and logic low of –100 mV.

(7) For DRVDD < 2.2V, it is recommended to use external clock for data capture and NOT the device output clock signal (CLKOUT). See *[Parallel CMOS interface](#page-37-0)* in the [APPLICATION INFORMATION](#page-28-0) section

(8) Data valid refers to logic high of 2V (1.7V) and logic low of 0.8 V (0.7V) for DRVDD = 3.3V (2.5V).

Table 1. Timing Characteristics at Lower Sampling Frequencies (1)(2)

(1) Timing parameters are specified by design and characterization and not tested in production.

(2) Timings are specified with default output buffer drive strength and $C_{L}= 5$ pF.

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

DEVICE PROGRAMMING MODES

ADS61B23 has several features that can be easily configured using a parallel interface control or serial interface programming.

USING SERIAL INTERFACE PROGRAMMING ONLY

To program using the serial interface, the internal registers must first be reset to their default values, and the RESET pin must be kept **low**. In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers are reset either by applying a pulse on the RESET pin, or by a **high** setting on the <RST> bit (D4 in register 0x00). The [Serial Interface](#page-12-0) section describes register programming and register reset in more detail.

USING PARALLEL INTERFACE CONTROL ONLY

To control the device using parallel interface, keep RESET tied to **high** (AVDD). Now, SEN, SCLK, SDATA and PDN function as parallel interface control pins. These pins can be used to directly control certain modes of the ADC by connecting them to the correct voltage levels (as described in Table 2 to [Table 4\)](#page-12-0). There is no need to apply a reset pulse.

Frequently used functions are controlled in this mode—standby, selection between LVDS/CMOS output format, internal/external reference, and 2s complement/straight binary output format. Table 2(SCLK Control Pin), Table 3(SEN Control Pin), and [Table 4\(](#page-12-0)SDATA, PDN Control Pin) describe the modes controlled by the parallel pins.

Figure 4. Simple Scheme to Configure Parallel Pins

DESCRIPTION OF PARALLEL PINS

Table 2. SCLK Control Pin

Table 3. SEN Control Pin

Table 4. SDATA, PDN Control Pins

SERIAL INTERFACE

The ADC has a set of internal registers, which can be accessed through the serial interface formed by pins SEN (Serial interface Enable), SCLK (Serial Interface Clock), SDATA (Serial Interface Data) and RESET. After device start, the internal registers must be reset to the default values by applying a high-going pulse on RESET (width greater than 10 ns).

Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data is loaded in multiples of 16-bit words within a single active SEN pulse.

The first 5 bits form the register address and the remaining 11 bits form the register data.

The interface can work with SCLK frequency from 20 MHz down to very low speeds (few Hertz) and also with non-50% SCLK duty cycle.

Figure 5. Serial Interface Timing Diagram

REGISTER INITIALIZATION

After power application, internal registers *must* be reset to the default values. This is done using one of these methods:

1. Use a hardware reset by applying a high-going pulse on RESET pin (of width greater than 10 ns) as shown in Figure 5.

or

2. Apply a software reset. Using the serial interface, set the <RST> bit (D4 in register 0x00) to **high**. This initializes the internal registers to their default values and then self-resets the <RST> bit to **low**. In this case the RESET pin is kept **low**.

SERIAL INTERFACE TIMING

Typical values at 25°C, min and max values across the full temperature range $T_{MIN} = -40°C$ to $T_{MAX} = 85°C$, AVDD = 3.0 to 3.6V, DRVDD = 1.65 to 3.6V (unless otherwise noted)

RESET TIMING

Typical values at 25°C, min and max values across the full temperature range $T_{MIN} = -40^{\circ}C$ to $T_{MAX} = 85^{\circ}C$, AVDD = 3.0 to 3.6V, DRVDD = 1.65 to 3.6V (unless otherwise noted)

NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.

Figure 6. Reset Timing Diagram

SERIAL REGISTER MAP

Table 5 provides a summary of all the modes that can be programmed through the serial interface.

Table 5. Summary of Functions Supported by Serial Interface(1)(2)

(1) The unused bits in each register (shown by blank cells in above table) must be programmed as '0'.

(2) Multiple functions in a register can be programmed in a single write operation.

DESCRIPTION OF SERIAL REGISTERS

Each register function is explained in detail using Table 6 through [Table 13](#page-19-0).

Table 7.

- 0 Default output clock position after reset. The setup/hold timings for this clock position are specified in the timing specifications table.
- 1 Output clock shifted (delayed) by 400 ps

D9 <CLKOUT EDGE>

- 0 Use rising edge to capture data
- 1 Use falling edge to capture data

D10 <DATAOUT_POSN>

- 0 Default position (after reset)
- 1 Data transition delayed by half clock cycle with respect to default position

Table 8.

D10 Bit-wise or byte-wise selection (DDR LVDS mode only)

- 0 Bit-wise sequence Even data bits (D0, D2, D4..D12) are output at rising edge of CLKOUTP and odd data bits (D1, D3, D5..D13) at falling edge of CLKOUTP
- 1 Byte-wise sequence Lower 7 data bits (D0-D7) are output at rising edge of CLKOUTP and upper 7 data bits (D8-D13) at falling edge of CLKOUTP

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

Table 9.

- 0 2s Complement
- 1 Straight binary

Table 10.

Table 11.

A4-A0 (hex)	D ₁₀	D ₉	D ₈	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0C	<fine gain=""> Fine Gain 0 to 6dB</fine>						<custom high=""> Upper 5 bits of custom pattern</custom>				

Reg 0B **<CUSTOM LOW>** - Specifies lower 7 bits of custom pattern

Table 12.

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

SLAS582–FEBRUARY 2008

Table 13.

combinations

÷,

PIN CONFIGURATION (CMOS MODE)

Figure 7. CMOS Mode Pinout

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

Table 14. Pin Assignments – CMOS Mode (continued)

www.ti.com

IEXAS TRUMENTS

PIN CONFIGURATION (LVDS MODE)

RHB PACKAGE (TOP VIEW)

Figure 8. LVDS Mode Pinout

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

SLAS582–FEBRUARY 2008

Table 15. Pin Assignments – LVDS Mode (continued)

www.ti.com

IEXAS TRUMENTS

f − Frequency − MHz −160 -140 −120 −100 −80 −60 -40 −20 0 0 10 20 30 40 Amplitude − dB G001 $SFDR = 81$ dBc $SINAD = 69.7$ dBFS $SNR = 70$ dBFS $THD = 80$ dBc f − Frequency − MHz −160 -140 −120 −100 −80 −60 -40 −20 0 0 10 20 30 40 Amplitude − dB G002 SFDR = 81.3 dBc $SINAD = 69.3$ dBFS $SNR = 69.6$ dBFS $THD = 78.9$ dBc f − Frequency − MHz −160 −140 −120 −100 −80 −60 -40 −20 Ω 0 10 20 30 40 Amplitude − dB G003 $f_{IN}1 = 50.1$ MHz, -7 dBFS f_{IN} 2 = 46.1 MHz, -7 dBFS 2 -Tone IMD = -85.31 dBFS $SFDR = -90.8$ dBFS f_{IN} – Input Frequency – MHz 60 64 68 72 76 80 84 88 92 0 20 40 60 80 100 120 140 160 180 200 220 SFDR − dBc G004 1 V_{PP} $1.8 V_{PP}$ 65 66 67 68 69 70 71 72 SNR − dBFS 1 V_{PP} 1.8 V_{PP} 50 55 60 65 70 75 80 85 90 95 100 SFDR − dBc 1.8 V_{PP} , 0 dB 1.8 V_{PP}, 3.5 dB $1 V_{\text{PP}}$, $3.5 dB$ $1 V_{PP}$, $0 dB$ unless otherwise noted. **FFT for 20 MHz INPUT SIGNAL FFT for 100 MHz INPUT SIGNAL Figure 9. Figure 10. SFDR vs. INPUT FREQUENCY INTERMODULATION DISTORTION FOR 1.8Vpp and 1Vpp INPUT SIGNAL (AT 0 dB GAIN) Figure 11. Figure 12.** SNR vs. INPUT FREQUENCY

and 1Vpp INPUT SIGNAL (AT 0 dB GAIN) **SEDR ACROSS COARSE GAIN**

FOR 1.8Vpp and 1Vpp INPUT SIGNAL FOR 1.8Vpp and 1Vpp INPUT SIGNAL (AT 0 dB GAIN)

TYPICAL CHARACTERISTICS

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 80 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input (1.8 Vpp) , internal reference mode, 0 dB gain,

f_{IN} − Input Frequency – MHz

0 20 40 60 80 100 120 140 160 180 200 220

Figure 13. Figure 14.

G005

G006

f_{IN} − Input Frequency – MHz

0 20 40 60 80 100 120 140 160 180 200 220

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 80 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input (1.8 Vpp) , internal reference mode, 0 dB gain, unless otherwise noted.

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sampling frequency = 80 MSPS, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input (1.8 Vpp) , internal reference mode, 0 dB gain, unless otherwise noted.

100

SFDR vs INPUT FREQUENCY SNR vs INPUT FREQUENCY

72

TYPICAL CHARACTERISTICS - AT LOWER SAMPLING FREQUENCIES

All plots are at 25°C, AVDD = DRVDD = 3.3 V, sine wave input clock, 1.5 V_{PP} differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input (1.8Vpp) , internal reference mode, 0 dB gain, unless otherwise noted.

$F_s = 40$ MSPS

SLAS582–FEBRUARY 2008

APPLICATION INFORMATION

THEORY OF OPERATION

ADS61B23 is a low-power, 12-bit pipeline ADC (CMOS process) with a maximum 80 MSPS sampling frequency. It is based on switched capacitor technology and runs off a single 3.3-V supply. The conversion process is initiated by a rising edge of the external input clock. Once the signal is captured by the input sample and hold, the input sample is sequentially converted by a series of lower resolution stages, with the outputs combined in a digital correction logic block. At every clock edge, the sample propagates through the pipeline resulting in a data latency of 9 clock cycles. The output is available as 12-bit data, in DDR LVDS or CMOS and coded in straight offset binary or binary 2s complement format.

ANALOG INPUT

The analog input consists of an internal analog buffer followed by the sample and hold circuit, shown in Figure 31.

The buffer isolates the external drive circuit from the switching transients of the sample and hold. The buffered inputs present very low input capacitance (< 2pF) & wide bandwidth. This makes it easy to drive them even at high input frequencies, compared to an ADC without the input buffers. The input common-mode is set internally by a 5 kΩ resistor from each input pin to an internally generated common-mode voltage (2.3 V). This results in a differential resistance of kΩ.

For a full-scale differential input, each input pin INP, INM swings symmetrically between (2.3 + 0.5 V) and (2.3 – 0.5 V), resulting in a 2 V_{PP} differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.0 V, nominal) and REFM (1.0 V, nominal).

Figure 31. Input Stage

As shown by Figure 31, the equivalent input capacitance from each input pin to ground is very low $(< 2pF)$, resulting in high analog input bandwidth (> 800 MHz).

Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection. A 5 Ω resistor in series with each input pin is recommended to damp out ringing caused by the package parasitic effects. Since the common-mode of each input pin is set internally by the device, it is recommended to ac-couple the analog input signal.

The input impedance of each pin can be approximated by a 5 k Ω resistor in parallel with 1.8 pF capacitor and presents high impedance over wide frequency range. The low input capacitance and wide input bandwidth makes it easy to design the external drive circuit with low insertion loss.

Figure 32. ADC Input Resistance, Rin

Figure 33. ADC Input Capacitance, Cin

Using RF-Transformer Based Drive Circuits

Figure 34 shows a drive circuit using a single 1:1 turns ratio transformer (for example, Coilcraft WBC1-1) that can be used for low input frequencies (\approx 100 MHz).

The single-ended signal is fed to the primary winding of the RF transformer with 50-Ω termination on the secondary side.

Figure 34. Single Transformer Drive Circuit

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. Figure 35 shows an example using two transformers (Coilcraft WBC1-1). An additional termination resistor pair (enclosed within the shaded box in Figure 35) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground.

Figure 35. Two Transformer Drive Circuit

Using Differential Amplifier Drive Circuits

Figure 36 shows a drive circuit using a differential amplifier (TI's THS4509) to convert a single-ended input to differential output that can be interface to the ADC analog input pins. In addition to the single-ended to differential conversion, the amplifier also provides gain. R_{FIL} & C_{FIL} form a low-pass filter that band-limits the noise (and signal) at the ADC input.

Note that as the device sets the input common-mode voltage internally, the amplifier outputs can be ac-coupled to the analog input pins.

S0259-03

Figure 36. Drive Circuit Using the THS4509

See the *ADS61xx EVM User's Guide* ([SLAU206\)](http://www-s.ti.com/sc/techlit/SLAU206) for more information.

REFERENCE

ADS61B23 has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the integration of the requisite reference capacitors on-chip eliminates the need for external decoupling. The full-scale input range of the converter is controlled in the external reference mode as explained below. The internal or external reference modes can be selected by programming the serial interface register bit **<REF>** (see[Table 6](#page-15-0)).

Figure 37. Reference Section

Internal Reference

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. In this mode, a 1.5 V dc voltage is output on the VCM pin. *However, do not use this to set the common-mode of the analog input pins, as the common-mode on these pins is set internally to 2.3V.*

External Reference

When the device is in external reference mode, the VCM acts as a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given by Equation 1.

Full-scale differential input
$$
pp = (Voltage forced on VCM) \times 1.33
$$
 (1)

In this mode, the 1.5 V common-mode voltage to bias the input pins has to be generated externally. There is no change in performance compared to internal reference mode.

COARSE GAIN and PROGRAMMABLE FINE GAIN

ADS61B23 includes gain settings that can be used to get improved SFDR performance (compared to 0 dB gain mode). The gain settings are 3.5 dB coarse gain and programmable fine gain from 0 dB to 6 dB. For each gain setting, the analog input full-scale range scales proportionally, as shown in Table 16.

The coarse gain is a fixed setting of 3.5 dB and is designed to improve SFDR with little degradation in SNR (as seen in [Figure 14](#page-24-0) and [Figure 15](#page-25-0)). The fine gain is programmable in 1 dB steps from 0 to 6 dB. With fine gain also, SFDR improvement is achieved, but at the expense of SNR (there is about 1 dB SNR degradation for every 1 dB of fine gain).

So, the fine gain can be used to trade-off between SFDR and SNR. The coarse gain makes it possible to get best SFDR, without losing significant SNR. At high input frequencies, the gains are especially useful as the SFDR improvement is significant with marginal degradation in SINAD. The gains can be programmed using the register bits **<COARSE GAIN>** (see [Table 6](#page-15-0)) and **<FINE GAIN>** (see [Table 11](#page-17-0)).

Note that the default gain after reset is 0 dB.

Table 16. Full-Scale Range Across Gains

CLOCK INPUT

The clock inputs of ADS61B23 can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between configurations. The common-mode voltage of the clock inputs is set to VCM using internal 5-kΩ resistors as shown in Figure 38. This allows the use of transformer-coupled drive circuits for sine wave clock, or ac-coupling for LVPECL, LVDS clock sources ([Figure 40](#page-35-0) and [Figure 41](#page-35-0)).

For best performance, it is recommended to drive the clock inputs differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with 0.1-µF capacitors, as shown in [Figure 40](#page-35-0). A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF capacitor, as shown in [Figure 41.](#page-35-0)

For high input frequency sampling, the use a clock source with very low jitter is recommended. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with a non-50% duty cycle clock input. [Figure 23](#page-26-0) shows the performance of the ADC versus clock duty cycle.

Figure 38. Internal Clock Buffer

Figure 39. Clock Buffer Input Impedance

Figure 41. Single-Ended Clock Driving Circuit

POWER DOWN MODES

ADS61B23 has four power-down modes—global power down, standby, output buffer disable, and input clock stopped (normal operation). These modes can be set using the serial interface or the parallel interface (pins SDATA and PDN).

Global Powerdown

In this mode, the A/D converter, internal references and the output buffers are powered down and the total power dissipation reduces to about 40 mW. The output buffers are in high impedance state. The wake-up time from the global power down to output data becoming valid in the normal mode is maximum 50 µs. Note that after coming out of global power down, optimum performance will be achieved after the internal reference voltages have stabilized (about 1 ms).

Standby

Here, only the A/D converter is powered down and the total power dissipation is about 168 mW. The wake-up time from standby to output data becoming valid is maximum 50 µs.

Output Buffer Disable

The data output buffers can be disabled, reducing the total power to about 350 mW. With the buffers disabled, the outputs are in high impedance state. The wake-up time from this mode to data becoming valid in normal mode is maximum 500 ns in LVDS mode and 200 ns in CMOS mode.

Input Clock Stop (Normal operation)

The converter enters this mode when the input clock frequency falls below 1 MSPS. The power dissipation is about 115 mW, and the wake-up time from this mode to data becoming valid in normal mode is maximum 50 µs.

Power Supply Sequence

During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are separated inside the device. Externally, they can be driven from separate supplies or from a single supply.

DIGITAL OUTPUT INTERFACE

ADS61B23 outputs 12 data bits together with an output clock. The output interface are either parallel CMOS or DDR LVDS voltage levels and can be selected using serial register bit **<LVDS CMOS>** or parallel pin SEN.

Parallel CMOS Interface

In the CMOS mode, the output buffer supply (DRVDD) can be operated over a wide range from 1.8 V to 3.3 V (typical). Each data bit is output on separate pin as CMOS voltage level, every clock cycle.

For DRVDD ≥ 2.2 V, it is recommended to use the CMOS output clock (CLKOUT) to latch data in the receiving chip. The rising edge of CLKOUT can be used to latch data in the receiver, even at the highest sampling speed (125 MSPS). It is recommended to minimize the load capacitance seen by data and clock output pins by using short traces to the receiver. Also, match the output data and clock traces to minimize the skew between them.

For DRVDD < 2.2 V, it is recommended to use external clock (for example, input clock delayed to get desired setup/hold times).

Output Clock Position Programmability

There exists an option to shift (delay) the output clock position so that the setup time increases by 400 ps (typical, with respect to the default timings specified). This may be useful if the receiver needs more setup time, especially at high sampling frequencies. This can be programmed using the serial interface register bit **<CLKOUT_POSN>** (see [Table 7](#page-16-0)).

Output Buffer Strength Programmability

Switching noise (caused by CMOS output data transitions) can couple into the analog inputs during the instant of sampling and degrade the SNR. The coupling and SNR degradation increases as the output buffer drive is made stronger. To minimize this, the ADS61B23 CMOS output buffers are designed with controlled drive strength to get best SNR. The default drive strength also ensures wide data stable window for load capacitances up to 5 pF and DRVDD supply voltage ≥ 2.2 V.

To ensure wide data stable window for load capacitance > 5 pF, there is an option to increase the drive strength using the serial interface (**<DRIVE STRENGTH>**, see [Table 13\)](#page-19-0). Note that for DRVDD supply voltage < 2.2 V, it is recommended to use maximum drive strength (for any value of load capacitance).

CMOS Mode Power Dissipation

With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every output pin. The maximum DRVDD current occurs when each output bit toggles between 0 and 1 every clock cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined by the average number of output bits switching, which is a function of the sampling frequency and the nature of the analog input signal.

Digital current due to CMOS output switching = $C_L \times DRVDD \times (N \times F_{AVG})$

where C_{L} = load capacitance, N \times F_{AVG} = average number of output bits switching

[Figure 33](#page-29-0) shows the current with various load capacitances across sampling frequencies at 2 MHz analog input frequency.

Figure 42. CMOS Output buffers

DDR LVDS Interface

The LVDS interface works only with 3.3 V DRVDD supply. In this mode, the 12 data bits and the output clock are available as LVDS (Low Voltage Differential Signal) levels. Two successive data bits are multiplexed and output on each LVDS differential pair every clock cycle (DDR - Double Data Rate, see Figure 43). So, there are 7 LVDS output pairs for the 12 data bits and 1 LVDS output pair for the output clock.

LVDS Buffer Current Programmability

The default LVDS buffer output current is 3.5 mA. When terminated by 100 Ω , this results in a 350-mV single-ended voltage swing (700-mV_{PP} differential swing). The LVDS buffer currents can also be programmed to 2.5 mA, 4.5 mA, and 1.75 mA (register bits **<LVDS CURRENT>**, see [Table 12\)](#page-18-0). In addition, there is a current double mode, where this current is doubled for the data and output clock buffers (register bits **<CURRENT DOUBLE>**, see [Table 12](#page-18-0)).

Figure 43. DDR LVDS Outputs

Even data bits D0, D2, D4, D6, D8, D10, and D12 are output at the rising edge of CLKOUTP and the odd data bits D1, D3, D5, D7, D9, D11, and D13 are output at the falling edge of CLKOUTP. Both the rising and falling edges of CLKOUTP must be used to capture all the 12 data bits (see [Figure 44\)](#page-40-0).

Figure 44. DDR LVDS Interface

LVDS Buffer Internal Termination

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. The termination resistors available are – 300 Ω, 185 Ω, and 150 Ω (nominal with ±20% variation). Any combination of these three terminations can be programmed; the effective termination is the parallel combination of the selected resistance. This results in eight effective terminations from open (no termination) to 65 Ω.

The internal termination helps to absorb any reflections coming from the receiver end, improving the signal integrity. With 100 Ω internal and 100 Ω external termination, the voltage swing at the receiver end is halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode. [Figure 45](#page-41-0) and [Figure 46](#page-41-0) compare the LVDS eye diagrams without and with internal termination (100 Ω). With internal termination, the eye looks clean even with 10 pF load capacitance (from each output pin to ground). The terminations is programmed using register bits **<DATA TERM>** and **<CLKOUT TERM>** (see [Table 12\)](#page-18-0).

[ADS61B23](http://focus.ti.com/docs/prod/folders/print/ads61b23.html)

SLAS582–FEBRUARY 2008

Figure 45. LVDS Eye Diagram - No Internal Termination Figure 46. LVDS Eye Diagram with 100-Ω Internal 5-pF Load Capacitance **Termination**

Termination

Tace - Output Clock (CLKOUT) **The Contract of Capacitance Termination Blue Trace - Output Clock (CLKOUT)**
Pink Trace - Output Data

Blue Trace - Output Clock (CLKOUT) Pink Trace - Output Data

Output Data Format

Two output data formats are supported – 2s complement and offset binary. They can be selected using the parallel control pin SEN or the serial interface register bit **<DATA FORMAT>** (see [Table 9](#page-17-0)).

BOARD DESIGN CONSIDERATIONS

Grounding

A single ground plane is sufficient to give good performance, provided the analog, digital and clock sections of the board are cleanly partitioned. See the *ADS61xx EVM User's Guide* [\(SLAU206](http://www-s.ti.com/sc/techlit/SLAU206)) for details on layout and grounding.

Supply Decoupling

As the ADS61B23 already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that decoupling capacitors can help to filter external power supply noise, so the optimum number of capacitors would depend on the actual application. The decoupling capacitors should be placed very close to the converter supply pins.

It is recommended to use separate supplies for the analog and digital supply pins to isolate digital switching noise from sensitive analog circuitry. In case only a single 3.3-V supply is available, it should be routed first to AVDD. It can then be tapped and isolated with a ferrite bead (or inductor) with decoupling capacitor, before being routed to DRVDD.

Exposed Thermal Pad

It is necessary to solder the exposed pad at the bottom of the package to a ground plane for best thermal performance. For detailed information, see the *QFN Layout Guidelines* ([SLOA122](http://www-s.ti.com/sc/techlit/SLOA122)) and *QFN/SON PCB Attachment Application Report* ([SLUA271\)](http://www-s.ti.com/sc/techlit/SLUA271) documents.

SPECIFICATION DEFINITIONS

Analog Bandwidth

Analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low frequency value.

Aperture Delay

Time delay between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

Aperture Uncertainty (Jitter)

Sample-to-sample variation in aperture delay.

Clock Pulse Width/Duty Cycle

Ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate

Maximum sampling rate at which certified operation is expressed. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate

Minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL)

Deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of least-significant bits (LSBs).

Gain Error

Deviation of the ADC's actual input full-scale range from its ideal value. The gain error is expressed as a percentage of the ideal input full-scale range.

Offset Error

Difference between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often expressed in number of LSBs and converted to mV.

Temperature Drift

Coefficient (with respect to gain error and offset error) the specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . It is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference $T_{MAX}-T_{MIN}$.

Signal-to-Noise Ratio

SLAS582–FEBRUARY 2008

 P_N (3) SNR is expressed in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or in dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Ratio of the power of the fundamental (P_S) to the noise floor power (P_N) , excluding the power at dc and the first

Signal-to-Noise and Distortion (SINAD)

Ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D) , but excluding dc.

 $\overline{P_N + P_D}$ (4) SINAD is expressed in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or in dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Effective Number of Bits (ENOB)

 $SINAD = 10Log^{10} \frac{P_S}{P_S}$

A measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$
ENOB = \frac{SINAD - 1.76}{6.02} \tag{5}
$$

Total Harmonic Distortion (THD)

Ratio of the power of the fundamental
$$
(P_S)
$$
 to the power of the first nine harmonics (P_D) .

$$
\text{THD} = 10 \text{Log}^{10} \frac{\text{P}_\text{S}}{\text{P}_\text{N}} \tag{6}
$$

THD is typically expressed in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR)

Ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically expressed in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion (IMD3)

Ratio of the power of the fundamental (at frequencies f_1 and f_2) to the power of the worst spectral component at either frequency 2f₁–f₂ or 2f₂–f₁. IMD3 is expressed in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or in dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

DC Power Supply Rejection Ratio (DC PSRR)

Ratio of the change in offset error to a change in analog supply voltage. The DC PSRR is typically expressed in units of mV/V.

www.ti.com

RUMENTS

$\frac{100}{100}$ (Expressed in dBc) PSRR = 20Log¹⁰ $\frac{\Delta V_{\text{OUT}}}{\Delta V}$

AC Power Supply Rejection Ratio (AC PSRR)

Common Mode Rejection Ratio (CMRR)

Measure of rejection of variations in the input common-mode voltage of the ADC. If ΔV_{cm} is the change in the input common-mode voltage and ΔV_{OUT} is the resultant change in the ADC output code (referred to the input), then

Measure of rejection of variations in the supply voltage of the ADC. If ΔV_{SUP} is the change in the supply voltage

and ΔV_{OUT} is the resultant change in the ADC output code (referred to the input), then

 $\overline{\Delta V_{CM}}$ (Expressed in dBc) CMRR = 20 $\text{Log}^{10} \frac{\Delta V_{\text{OUT}}}{\Delta V}$

Voltage Overload Recovery

Number of clock cycles taken to recover to less than 1% error for a 6-dB overload on the analog inputs. A 6-dBFS sine wave at Nyquist frequency is used as the test stimulus.

(8)

(7)

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

www.ti.com 3-Aug-2017

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) Package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters

RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice. **B.**
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products [\(http://www.ti.com/sc/docs/stdterms.htm\)](http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated