

CDP6805E2, 2C CDP6805E3, 3C

November 1994

CMOS 8-Bit Microprocessor

Hardware Features


- Typical Full Speed Operating Power @ 5V 35mW
- Typical WAIT Mode Power 5mW
- 112 Bytes of On-Chip RAM
- 16 Bidirectional I/O Lines on CDP 6805E2
- 13 Bidirectional I/O Lines on CDP6805E3
- Internal 8-Bit Timer with Software Programmable 7-Bit Prescaler
- External Timer Input
- Full External and Timer Interrupts
- Multiplexed Address/Data Bus
- Master Reset and Power-On Reset
- CDP6805E2 is Capable of Addressing up to 8K Bytes of External Memory
- CDP6805E3 is Capable of Addressing up to 64K Bytes of External Memory
- . Single 3V to 6V Supply
- . On-Chip Oscillator
- 40 Pin Dual-in-Line Package (E Suffix)
- 44 Lead Plastic Chip Carrier Package (Q Suffix)
- -40°C to +85°C Operation With CDP6805E2C and CDP6805E3C

Software Features


- . Efficient Use of Program Space
- Versatile Interrupt Handling
- True Bit Manipulation
- Addressing Modes With Indexed Addressing for Tables
- Efficient Instruction Set
- Memory Mapped I/O
- . Two Power Saving Standby Modes

Description


The CDP6805E2 and CDP6805E3 Microprocessors Unit (MPUs) belong to the CDP6805 Family of CMOS Microcomputers. These 8-bit fully static and expandable microprocessors contain a CPU, on-chip RAM, I/O and Timer. They are low power, low cost processors designed for midrange applications in the consumer, automotive, industrial and communications markets where very low power consumption constitutes an important factor. The major features of the CDP6805E2 and CDP6805E3 MPUs are listed under "Hardware Features" and "Software Features".




Pinouts



CDP6805E2 44 PLCC



CDP6805E3 44 PLCC






Fig. 1a - CDP6805E2 block diagram.




Fig. 1b - CDP6805E3 block diagram.

MAXIMUM RATINGS (voltages referenced to VSS)

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +8.0	V
All Input Voltages Except OSC1	V _{in}	$V_{SS} = 0.5$ to $V_{DD} + 0.5$	٧
Current Drain Per Pin Excluding V _{DD} and V _{SS}	ı	10	mA
Operating Temperature Range CDP6805E2, CDP6805E3 CDP6805E2C, CDP6805E3C	ТД	T _L to T _H 0 to 70 40 to 85	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

DC ELECTRICAL CHARACTERISTICS 3.0 V (V_{DD}=3 Vdc, V_{SS}=0, T_A=T_L to T_H, unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage I _{LOAD} ≤ 10.0 µA	VoL		0.1	v
Output Vollago (EDAD = 10.0 µA	∨он	V _{DD} = 0.1		
Total Supply Current (C _L = 50 pF $-$ no DC loads) $t_{CVC} = 5 \mu s$				
Run $(V_{IL} = 0.2 \text{ V}, V_{IH} \approx V_{DD} - 0.2 \text{ V})$	IDD		1.3	mA
Wait (Test Conditions - See Note Below)	IDD	_	200	μΑ
Stop (Test Conditions - See Note Below)	lab	- [100	μΑ
Output High Voltage				
$(I_{LOAD} = 0.25 \text{ mA}) \text{ A8-A15, B0-B7}$	Vон	2.7	_	V
(I _{LOAD} = 0.1 mA) PA0-PA7, PB0-PB7	Voн	2.7		V
$(I_{LOAD} = 0.25 \text{ mA}) DS, AS, R/\overline{W}$	Voн	2.7	-	V
Output Low Voltage				
$(I_{LOAD} = 0.25 \text{ mA}) \text{ A8-A15, B0-B7}$	VOL	_	0.3	V
(I _{LOAD} = 0.25 mA) PA0-PA7, PB0-PB7	VOL		0.3	V
$(I_{LOAD} = 0.25 \text{ mA}) DS, AS, R/\overline{W}$	VOL		0.3	
Input High Voltage				
PAO-PA7, PBO-PB7, BO-B7	VIH	2.1		l v
TIMER, TRO, RESET	VIH	2.5		V
OSC1	V _{IH}	2.1	_	V
Input Low Voltage (All inputs)	V _{IL}	_	0.5	V
Frequency of Operation				
Crystal	fosc	0.032	1.0	MHz
External Clock	fosc	DC	1.0	MHz
Input Current				
RESET, IRQ, Timer, OSC1	l _{in}	-	±1	μА
Three-State Output Leakage				
PAO-PA7, PBO-PB7, BO-B7	[†] TSL	-	± 10	μΑ
Capacitance				1
RESET, IRQ, Timer	C _{in}	-	8.0	pF
Capacitance				
DS, AS, R/W, A8-A15, PA0-PA7, PB0-PB7, B0-B7	Cout		12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

 $V_{|L}$ = 0.2 V for PA0-PA7, PB0-PB7, and B0-B7. $V_{|H}$ = V_{DD} - 0.2 V for RESET, IRQ, and Timer.

OSC1 input is a squarewave from $V_{SS} + 0.2 \text{ V}$ to $V_{DD} = 0.2 \text{ V}$.

OSC2 output load (including tester) is 35 pF maximum.

Wait mode IDD is affected linearly by this capacitance.

NOTE: References to PA5-7 pertain to CDP6805E2 and references to A13-15 pertain to CDP6805E3.

DC ELECTRICAL CHARACTERISTICS 5.0 V (V_{DD} =5 Vdc \pm 10%, V_{SS} =0, T_A = T_L to T_H , unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage I _{I OAD} ≤ 10.0 µA	VOL	-	0.1	V
COMPAN FORWARD FOR A PART OF THE PART OF T	∨он	V _{DD} = 0.1	_	V
Total Supply Current ($C_L = 130 \text{ pF} - \text{On Bus}$, $C_L = 50 \text{ pF} - \text{On Ports}$,				
No DC Loads, t _{CyC} = 1.0 μs	l 1DD	_	10	mA
Run ($V_{IL} = 0.2 \text{ V}, V_{IH} = V_{DD} - 0.2 \text{ V}$)				
Wait (Test Conditions — See Note Below)	100		1.5	mA_
Stop (Test Conditions - See Note Below)	_ dol_	-	200 _	μΑ
Output High Voltage				
(I _{LOAD} = 1.6 mA) A8-A15, B0-B7	∨он	4.1		V
(I _{LOAD} =0.36 mA) PA0-PA7, PB0-PB7	∨ _{OH}	4.1	_	V
$(I_{LOAD} = 1.6 \text{ mA}) DS, AS, R/\overline{W}$	Voн	4.1		V
Output Low Voltage				
(I _{LOAD} = 1.6 mA) A8-A15, B0-B7	VOL	-	0.4	l v
(ILOAD = 1.6 mA) PA0-PA7, PB0-PB7	VOL	_	0.4	V
$(I_{LOAD} = 1.6 \text{ mA}) DS, AS, R/\overline{W}$	VOL	-	0.4	V
Input High Voltage		,		
PAO-PA7, PBO-PB7, BO-B7	l v _{iH}	V _{DD} = 2.0	_	[v
TIMER, IRO, RESET	VIH	V _{DD} = 0.8		v
osci	VIH	V _{DD} = 1.5		V
Input Low Voltage (All Inputs)	VIL	-	0.8	
Frequency of Operation				
Crystal	fosc	0.032	5.0	MHz
External Clock	fosc	DC	5.0	MHz
Input Current	- 000			
RESET, IRQ, Timer, OSC1	l _{in}	-	± 1	μΑ
Three-State Output Leakage				
PAO-PA7, PBO-PB7, B0-B7	lTSI	-	± 10	μΑ
Capacitance				
RESET, IRQ, Timer	Cin	-	8.0	pF
Capacitance				
DS, AS, R/W, A8-A15, PA0-PA7, PB0-PB7, B0-B7	Cout	_	12.0	_pF

NOTE: Test conditions for Quiescent Current Values are: Port A and B programmed as inputs. $V_{IL} = 0.2 \ V \ for \ PA0-PA7, \ PB0-PB7, \ and \ B0-B7, \ V_{IH} = V_{DD} \ \sim \ 0.2 \ V \ for \ \overline{RESET}, \ \overline{IRQ}, \ and \ Timer.$


OSC1 input is a squarewave from $V_{SS}+0.2~V$ to $V_{DD}=0.2~V$. OSC2 output load (including tester) is 35 pF maximum. Wait mode (Ipp) is affected linearly by this capacitance.


NOTE: References to PA5-7 pertain to CDP6805E2 and references to A13-15 pertain to CDP6805E3.

TABLE 1 - CONTROL TIMING (VSS=0, TA=TL to TH)

		$V_{DD} = 3 V$ $f_{OSC} = 1 MHz$			V _{DD} fos			
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
I/O Port Timing — Input Setup Time (Figure 3)	^t PVASL	500	-	-	250	_	_	ns
Input Hold Time (Figure 3)	†ASLPX	100	-	_	100			ns
Output Delay Time (Figure 3)	†ASLPV	-	_	0		_	0	ns
Interrupt Setup Time (Figure 6)	tILASL	2		-	0.4			μs
Crystal Oscillator Startup Time (Figure 5)	voxor	_	30	300		15	100	ms
Wait Recovery Startup Time (Figure 7)	tIVASH	-		10			2	μS
Stop Recovery Startup Time (Crystal Oscillator) (Figure 8)	tILASH	_	30	300		15	100	ms
Required Interrupt Release (Figure 6)	^t DSLIH	_	_	5	_		1.0	μs
Timer Pulse Width (Figure 7)	tTH, tTL	0.5	_	_	0.5	_	_	tcyc
Reset Pulse Width (Figure 5)	†RL	5.2	-	_	1.05	_	_	μS
Timer Period (Figure 7)	TLTL	1.0	_		1.0		_	tcyc
Interrupt Pulse Width Low (Figure 16)	ЧLІН	1.0	-	- "	1.0	-	_	tcyc
Interrupt Pulse Period (Figure 16)	TILIL	*	-	-	*	-		t _{cyc}
Oscillator Cycle Period (1/5 of t _{Cyc})	†OLOL	1000	-		200	-	_	ms
OSC1 Pulse Width High	tон	350			75		_	ns
OSC1 Pulse Width Low	tOL	350			75	-	-	ns

^{*}The minimum period t_{ILIL} should not be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 20 t_{CYC} cycles.






92CS-38016

Fig. 2 - Equivalent test-load circuits.

(V_{LOW}=0.8 V, V_{HIGH}=V_{DD}-2 V, V_{DD}=5 \pm 10% Temp=0° to 70°C, C_L on Port=50 pF, f_{OSC}=5 MHz)



^{*}The address strobe of the first cycle of the next instruction as shown in Table 11.

Fig. 3 - I/O port timing waveforms.

TABLE 2 - BUS TIMING (TA=TL to TH, VSS=0 V) See Figure 4

Num	Characteristics	Symbol		1 MHz, =3 V Load	fosc = VDD = 5 \ 1 1 and 130	Unit	
			Min	Max	Min	Max 3	
1	Cycle Time	tcyc	5000	DC	1000	DC	ns
2	Pulse Width, DS Low	PWEL	2800		560	-	ns
3	Pulse Width, DS High or RD, WR, Low	PWEH	1800		375	_	ns
4	Clock Transition	t _f , tf	-	100		30	ns
8	R/W Hold	tRWH	10	_	10		ns
9	Non-Muxed Address Hold	tAH	800	_	100	_	ns
11	R/W Delay from DS Fall	tAD	-	500	-	300	ns
16	Non-Muxed Address Delay from AS Rise	tADH	0	200	0	100	ns
17	MPU Read Data Setup	^t DSR	200	_	115		ns
18	Read Data Hold	^t DHR	0	1000	0 _	160	ns
19	MPU Data Delay, Write	tDDW	_	0		120	ns
21	Write Data Hold	tDHW	800	_	55	_	ns
23	Muxed Address Delay from AS Rise	†BHD	0	250	0	120	กร
24	Muxed Address Valid to AS Fall	†ASL	600		55	_	ns
25	Muxed Address Hold	^t AHL	250	750	60	180	ns
26	Delay DS Fall to AS Rise	tASD	800	_	160	_	ns
27	Pulse Width, AS High	PWASH	850	-	175	_	ns
28	Delay, AS Fall to DS Rise	†ASED	800		160	_	ns




Fig. 4 - Bus timing waveforms.





Fig. 5 - Power-on reset and reset timing waveforms.







Fig. 7 - Timer interrupt after WAIT instruction timing waveforms.

92CS-38022

3



* Represents the internal gating of the OSC1 input pin.
** coyc is one instruction cycle (for $60SC = 5 \, \text{MHz}$, $6 \, \text{cyc} = 1 \, \mu \text{s}$)

Fig. 8 - Interrupt recovery from STOP instruction timing waveforms.

Functional Pin Description

VDD and VSS - VDD and VSS provide power to the chip. VDD provides power and VSS is ground.

IRQ (Maskable Interrupt Request) - IRQ is a level sensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. If IRQ is low and the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the IRQ line (see Interrupt Section for more details). IRQ requires an external resistor to VDD for "Wire OR" operation.

RESET - The RESET input is not required for start up but can be used to reset the MPU's internal state and provide an orderly software start up procedure. Refer to the RESET section for a detailed description.

TIMER - The TIMER input is used for clocking the on chip timer. Refer to TIMER section for a detailed description.

AS (Address Strobe) - Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130pF and is available at fOSC ÷ 5 when the MPU is not in the WAIT or STOP states.

DS (Data Strobe) - This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL

load and 130pF. DS is a continuous signal at foSc \div 5 when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.

 R/\overline{W} (Read/Write) – The R/W output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe (R/W low = processor write; R/W high = processor read). The R/W output is capable of driving one standard TTL load and 130pF. The normal standby state is Read (high).

A8-A15 (High Order Address Lines) - The A8-A15 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130pF.

B0-B7 (Address/Data Bus) - The B0-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the R/W pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130pF.

OSC1, OSC2 - The CDP6805E2/3 provides for two types of oscillator inputs — crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be conected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by fOSC. The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz.




Fig. 9 - OSC1 to bus transitions timing waveforms

Crystal — The circuit shown in Figure 5 is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the electrical characteristics table. An external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

External Clock — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 10.






Fig. 10 - External clock connection.

LI (Load Instruction) — This output is used to indicate that a fetch of the next opcode is in progress. LI remains low during an External or Timer interrupt. The LI output is only used for certain debugging and test systems. For normal operations this pin is not connected. The LI output is capable of driving one standard TTL load and 50 pF. This signal overlaps Data Strobe.

PA0-PA7 - These eight pins constitute Input/Output Port A. Each line is individually programmed to be either an input or output under software control via its Data Direction Register as shown below. An I/O pin is programmed as an output when the corresponding DDR bit is set to a "1," and as an input when it is set to a "0". In the output mode the bits are latched and appear on the corresponding output pins. An MPU read of the port bits programmed as outputs reflect the last value written to that location. When programmed as an input, the input data bit(s) are not latched. An MPU read of the port bits programmed as inputs reflects the current status of the corresponding input pins. The Read/Write port timing is shown in Figure 3. See typical I/O Port Circuitry in Figure 11. During a Power-On Reset or external RESET all lines are configured as inputs (zero in Data Direction Register). The output port register is not initialized by reset. The TTL compatible three-state output buffers are capable of driving one standard TTL load and 50 pF. The DDR is a read/write register

PB0-PB7 — These eight pins interface to Input/Output Port B. Refer to PA0-PA7 description for details of operation.





92CS-38025




Fig. 11 - Typical I/O port circuitry

TABLE 3 I/O PIN FUNCTIONS

R/W	DDR	I/O PIN FUNCTIONS
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is writeen into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read
1	1	The I/O pin is in an output mode. The output data latch is read.

Functional Description

Throughout the following sections references to CDP6805E2 imply both the CDP6805E2 and the CDP6805E3. Values in parenthesis refer to the CDP6805E3.

Memory Addressing

The CDP6805E2 is capable of addressing 8192 (65,536) bytes of memory and I/O registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on chip locations is repeated on the external bus to permit off chip memory to duplicate the content of on chip memory. Program reads to on chip locations also appear on the external bus, but the MPU accepts data only from the addressed on chip location. Any read data appearing on the input bus is ignored.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and

subroutine calls. At power up, the stack pointer is set to \$7F and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the I/O portion of the lower 128 bytes of memory space, as shown in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF (\$1FF6 to \$1FFF) of the external address space are reserved for interrupt and reset vectors (see Figure 12).

Registers

The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

Accumulator (A) - This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

Index Register (X) - The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.

Program Counter (PC) - The program counter is a 13-bit (16-bit) register that contains the address of the next instruction to be executed by the processor.




Fig. 12a - CDP6805E2 address map.




Fig. 12b - CDP6805E3 address map.





Fig. 13 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 14 - Stacking order.

STACK POINTER (SP) - The stack pointer is a 13-bit (16-bit) register containing the address of the next free location on the stack. When accessing memory, the seven most significant bits are permanently set to 0000001 (000000001). They are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC) - The condition code register is a 5-bit register in which each bit is used to indicate the results of the instruction just executed. These

bits can be individually tested by a program and specific action taken as a result of their state. Each of the five bits is explained below.

Half Carry Bit (H) - The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in Binary Coded Decimal addition subroutines.

Interrupt Mask Bit (I) - When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and will be processed when the I-bit is next cleared.

Negative Bit (N) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

Zero Bit (Z) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

3

CDP6805E2. CDP6805E2C. CDP6805E3, CDP6805E3C

Carry Bit (C) - The C-bit is set when a carry or a borrow out of the ALU occurs during an arithmetic instruction. The C-bit is also modified during bit test, shift, rotate, and branch types of instruction.

Resets

The CDP6805E2 has two reset modes: an active low external reset pin (RESET) and a Power On Reset function; refer to Figure 5.

RESET (Pin #1) - The RESET input pin is used to reset the MPU and provide an orderly software start up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one toyo. The RESET pin is provided with a Schmitt Trigger to improve its noise immunity capability.

Power On Reset – The Power On Reset occurs when a positive transition is detected on V_{DD} . The Power On Reset is used strictly for power turn on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power down reset. The power on circuitry provides for a 1920 t_{CyC} delay from the time of the first oscillator operation. If the external reset pin is low at the end of the 1920 t_{CyC} time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (bit 7) is cleared to a "0".
- Timer control register interrupt mask bit (bit 6) is set to a "1".
- All data direction register bits are cleared to a "0" (inputs).
- · Stack pointer is set to \$007F
- The address bus is forced to the reset vector (\$1FFE, \$1FFF (\$FFFE, \$FFFF)
- Condition code register interrupt mask bit (I) is set to a "1"
- STOP and WAIT latches are reset.
- · External interrupt latch is reset.

All other functions, such as other registers (including output ports) the timer, etc., are not cleared by the reset conditions.

Interrupts

The CDP6805E2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt) and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 14 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 15 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:

RESET → * → External Interrupt → Timer Interrupt

Timer Interrupt - If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions

*Any current instruction including SWI


from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the codition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I-bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupts service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 (\$FFF8 and \$FFF9). The contents of \$1FF6 and \$1FF7 (\$FFF6 and \$FFF7) specify the service routine. Also, software must be used to clear the timer interrupt request bit (TCR7). At the end of the time interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

External Interrupt - If the interrupt mask bit of the condition code register is cleared and the external interrupt pin IRQ is "low", then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine addres is specified by the contents of \$1FFA and \$1FFB (\$FFFA and \$FFFB). The interrupt logic recognizes both a "wire ORed" level and pulses on the external interrupt line. Figure 16 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the IRQ remains low, then the next interrupt is recognized. The second method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (till) is obtained by adding 20 instruction cycles (one cycle $t_{CVC} = 5/f_{OSC}$) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 6.

Software Interrupt (SWI) - The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD (\$FFFC and \$FFFD). See Figure 15 for interrupt and instruction Processing Flowchart.

The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are RESET, STOP, WAIT.


RESET - The RESET input pin and the internal Power On Reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF (\$FFFE and \$FFFF). The interrupt mask of the condition code register is also set. Refer to RESET section for details.





^{*}NOTE: The clear of TCR bit 7 must be accomplished with software.

92CS-38030

Fig. 15 - Interrupt and instruction processing flowchart.







92CS-38031

Fig. 16 - External interrupt.

3

MICRO-PROCESSORS STOP - The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the R/W line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.




Fig. 17 - Stop function flowchart

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.

WAIT - The WAIT instruction places the CDP6805E2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit, refer to Figure 18. Thus, all internal processing is halted

except the Timer, which is allowed to count in a normal sequence. The R/\overline{W} line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the 1-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

Timer

The MPU timer contains a single 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the I-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to the store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (\$FFF8 and \$FFF9) in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 (\$FFF6 and \$FFF7) the WAIT mode.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without distrubing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1, which allows for truncation free counting.

The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

Timer Input Mode 1 - If TCR4 and TCR5 are both programmed to a "0", the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well




Fig. 18 - Wait function flowchart.


as a reference in frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during a WAIT instruction. During a WAIT instruction the AS pin goes to a low state but the internal clock to the Timer continues to run at its normal rate.

Timer Input Mode 2 — With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the Timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is ± 1 clock and therefore accuracy improves with longer input pulse widths.

Timer Input Mode 3 - If TCR4=0 and TCR5=1, then all inputs to the Timer are disabled.

Timer Input Mode 4 — If TCR4=1 and TCR5=1, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The external Timer pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

Figure 19 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to \$FO.



NOTES

- Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external
- 2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM- 38034R1

Fig. 19 - Timer block diagram.

Timer Control Register (TCR)

7	6	5	4	3	2	1	0
TCR	7 TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are Read/Write bits.

TCR7 — Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 Set whenever the counter decrements to zero, or under program control.
- Cleared on external reset, power-on reset, STOP instruction, or program control.

 ${\it TCR6}-{\it Timer}$ interrupt mask bit: when this bit is a logic "1" it inhibits the timer interrupt to the processor.

- 1 Set on external reset, power-on reset, STOP instruction, or program control.
- 0 Cleared under program control

TCR5 — External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by $\overline{\text{RESET}}$.)

- 1 Select external clock source
- 0 Select internal clock source (AS).

TCR4 — External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 Enable external timer pin.
- 0 Disable external timer pin

TCR5	TCR4	
0		Internal clock (AS) to Timer
0		AND of internal clock (AS) and TIMER pin to Timer
1	0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 19 for Logic Representation.

TCR3 — Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a "0." (Unaffected by RESET.)

TCR2, TCR1, TCR0 — Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by $\overline{\text{RESET}}$.)

	Pres	scaler	
TCR2	TCR1	TCRO	Result
0	0	0	+1
0	0	1	+ 2
0	1	0	+ 4
0	1	1	+8
1	0	0	+ 16
1	0	1	+ 32
1	1	0	+ 64
1	1	1	+ 128

SYSTEM CONFIGURATION

Figures 20 through 24 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.




Fig. 20 - Connection to CMOS peripherals.




Fig. 21 - Connection to peripherals.





Fig. 22 - Connection to latch non-multiplexed CMOS ROM or EPROM.



92CS-38039

Fig. 23 - Connection to static CMOS RAMs.




Fig. 24 - Connection to latched non-multiplexed CMOS RAM.

Table 4 provides a detailed description of the information present on the Bus, the Read/Write (R/W) pin and the Load Instruction (LI) pin during each cycle for each instruction.

as the control program is executed. The information is categorized in groups according to addressing mode and This information is useful in comparing actual with exnumber of cycles per instruction.

pected results during debug of both software and hardware

TABLE 4 - SUMMARY OF CYCLE BY CYCLE OPERATION

Address Mode Instructions	Cycles	Cycle #	Address Bus	R/W Pin	LI Pin	Data Bus
Inherent						
LSR LSL						
ASR NEG		1	Op Code Address	1	1	Op Code
CLR ROL	3	2	Op Code Address + 1	1	0	Op Code Next Instruction
COM ROR DEC INC TST		3	Op Code Address +1	1	0	Op Code Next Instruction
TAX CLC SEC		1	0-0-4-14	1	1	0-0-4
STOP CLI SEI	2	2	Op Code Address Op Code Address + 1		0	Op Code Op Code Next Instruction
RSP WAIT NOP TXA						
		1 2	Op Code Address	1 1	1 0	Op Code
		3	Op Code Address +1 Stack Pointer	'1	0	Op Code Next Instruction
RTS	6	4	Stack Pointer +1	1	0	Irrelevant Data
		5	Stack Pointer +2	1	ŏ	Irrelevant Data
		6	New Op Code Address	1	ŏ	New Op Code
	 	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	o	Op Code Next Instruction
		3	Stack Pointer	0	0	Return Address (LO Byte)
		4	Stack Pointer - 1	0	0	Return Address (HI Byte)
swi	10	5	Stack Pointer - 2	0	0	Contents of Index Register
	,,	6	Stack Pointer - 3	0	0	Contents of Accumulator
		7	Stack Pointer - 4	0	0	Contents of CC Register
		8 9	Vector Address 1FFC (FFFC) (Hex)	1 1	0	Address of Int. Routine (HI Byte)
		10	Vector Address 1FFD (FFFD) (Hex) Interrupt Routine Starting Address			Address of Int. Routine (LO Byte) Interrupt Routine First Opcode
	<u> </u>	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1		Op Code Op Code Next Instruction
		3	Stack Pointer	'1	ő	Irrelevant Data
		4	Stack Pointer +1	1	ŏ	Irrelevant Data
RTI	9	5	Stack Pointer + 2	1	ŏ	Irrelevant Data
		6	Stack Pointer +3	1	0	Irrelevant Data
		7	Stack Pointer +4	1	0	Irrelevant Data
		Ř	Stack Pointer +5	1	0	Irrelevant Data
		9	New Op Code Address	1	0	New Op Code
Immediate						
ADC EOR CPX						
ADD LDA LDX AND ORA BIT	2	1 2	Op Code Address	1	1	Op Code
SBC CMB SUB		2	Op Code Address +1	1	0	Operand Data
Bit Set/Clear	L					<u></u>
Bit Set/ Clear	1	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	¦	0	Address of Operand
BSET n	5	3	Address of Operand		0	Operand Data
BCLR n		4	Address of Operand	li	l ŏ	Operand Data
		5	Address of Operand	0	ō	Manipulated Data
Bit Test and Branch						
		1	Op Code Address	1	1	Op Code
BRSET n		2	Op Code Address +1	1	o	Address of Operand
BRCLR n	5	3	Address of Operand	1	0	Operand Data
I I		4	Op Code Address + 2	1	0	Branch Offset
	<u> </u>	5	Op Code Address + 2	1	0	Branch Offset
Relative		۲.		1		
BCC BHI BNE BEQ		1	Op Code Address	1	1	Op Code
BCS BPL BHCC BLS BIL BMC BRN BHCS	3	2	Op Code Address + 1	1	Ö	Branch Offset
BIH BMI BMS BRA		3	Op Code Address +1	1	0	Branch Offset .
z om omy one		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	i		Branch Offset
nc n		3	Op Code Address + 1	ĺi	Ö	Branch Offset
BSR	6	4	Subroutine Starting Address	i	ŏ	First Subroutine Op Code
1		5	Stack Pointer	0	0	Return Address (LO Byte)
I	1	6	Stack Pointer - 1	0	0	Return Address (HI Byte)

TABLE 4 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode	7 7 7	- 3017	MARY OF CYCLE BY CYCLE OPERATIO	R/W	LI LI	
Instructions	Cycles	Cycles #	Address Bus	Pin	Pin	Data Bus
				1		
Direct			0 0 1 111	1 1	1	Op Code
JMP	2	1 2	Op Code Address Op Code Address + 1	l i	Ö	Jump Address
ADO FOR CDV			Op Code Address 11	+		
ADC EOR CPX ADD LDA LDX		1	Op Code Address	1	1	Op Code
AND ORA BIT	3	2	Op Code Address +1	1 1	0	Address of Operand
SBC CMP SUB	ŀ	3	Address of Operand	1	0	Operand Data
000 01111 000	+	1	Op Code Address	11	1	Op Code
•		2	Op Code Address +1	1	0	Address of Operand
TST	4	3	Address of Operand	1	0	Operand Data
	į.	1 4	Op Code Address + 2	1	0	Op Code Next Instruction
		1	Op Code Address	1	1	Op Code
STA		2	Op Code Adrress +1	1	o	Address of Operand
STX	4	3	Op Code Address + 1	1	0	Address of Operand
- ***		4	Address of Operand	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
LSL LSR DEC	1	2	Op Code Address +1	1	0	Address of Operand
ASR NEG INC	5	3	Operand Address	1	0	Current Operand Data
CLR ROL		4	Operand Address	1	0	Current Operand Data
COM ROR		5	Operand Address	0	0	New Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address +1	1	0	Subroutine Address (LO Byte)
JSR	5	3	Subroutine Starting Address	1	0	1st Subroutine Op Code
		4	Stack Pointer	0	0	Return Address (LO Byte)
		5	Stack Pointer - 1	0	0	Return Address (HI Byte)
Extended	•		<u> </u>			
ZXIONOG		1	Op Code Address	1	1	Op Code
JMP	3	2	Op Code Address + 1	1	0	Jump Address (HI Byte)
31411		3	Op Code Address +2	1	0	Jump Address (LO Byte)
ADC BIT ORA		1	Op Code Address	1 1	1	Op Code
ADD CMP LDX		2	Op Code Address + 1	l i	l ò	Address Operand (HI Byte)
AND EOR SBC	4	3	Op Code Address +2	1 1	lŏ	Address Operand (LO Byte)
CPX LDA SUB	ı	4	Address of Operand	1 1	ŏ	Operand Data
I GI X EBX GGB	1	1	Op Code Address	1 1	1	Op Code
•		2	Op Code Address +1	l i	lò	Address of Operand (HI Byte)
STA	1 5	3	Op Code Address +2	i	0	Address of Operand (LO Byte)
STX	~	4	Op Code Address + 2	l i	lŏ	Address of Operand (LO Byte)
		5	Address of Operand	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
1		2	Op Code Address +1	li	0	Address of Subroutine (HI Byte)
		3	Op Code Address + 2	1	0	Address of Subroutine (LO Byte)
JSR	6	4	Subroutine Starting Address	1	0	1st Subroutine Op Code
		5	Stack Pointer	0	0	Return Address (LO Byte)
		6	Stack Pointer - 1	0	0	Return Address (HI Byte)
Indexed, No-Offset						
·		1	Op Code Address	1	1	Op Code
JMP	2	2	Op Code Address + 1	1	l ċ	Op Code Next Instruction
ADC EOR CPX	-	 		-		 -
ADD LDA LDX		1	Op Code Address	1	1	Op Code
AND ORA BIT	3	2	Op Code Address + 1	1	0	Op Code Next Instruction
SBC CMP SUB		3	Index Register	1	0	Operand Data
323 31111 332		1	Op Code Address	1	1	Op Code
		2	Op Code Address +1	l i	ő	Op Code Next Instruction
TST	4	3	Index Register	1	ŏ	Operand Data
l	l	4	Op Code Address + 1	l i	l ő	Op Code Next Instruction
ļ		1	Op Code Address	1	1	Op Code
STA	ĺ	2	Op Code Address + 1	l i	Ö	Op Code Next Instruction
STX	4	3	Op Code Address + 1	i	l ő	Op Code Next Instruction
J	1	4	Index Register	Ιò	lő	Operand Data
		1	Op Code Address	1-1	<u>-</u> -	Op Code
LSL LSR DEC	l l	2	Op Code Address + 1	l i	0	Op Code Next Instruction
ASR NEG INC	5	3	Index Register	1	0	Current Operand Data
CLR ROL	9	4	Index Register	1	0	Current Operand Data
COM ROR		5	Index Register	6	l ő	New Operand Data
	 	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1		Op Code Next Instruction
JSR	5	3	Index Register	1	0	1st Subroutine Op Code
33.1	l	4	Stack Pointer	0	0	Return Address (LO Byte)
		5	Stack Pointer – 1	ŏ	0	Return Address (HI Byte)
L		1 2	Tarack Foliner - I		_ 	

TABLE 4 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode Instructions	Cycles	Cycles #	Address Bus	R/W Pin	LI Pin	Data Bus
Indexed 8-Bit Offset		L				
middadd o bit o most		1	Op Code Address	1 1	1	Op Code
JMP	3	2	Op Code Address +1	l i l	Ó	Offset
SIVIF	1	3	Op Code Address +1	l i l	0	Offset
ADC EOR CPX	-+	1	Op Code Address	1		Op Code
ADD LDA LDX		2	Op Code Address +1		Ó	Offset
	4		- - · · · · · · · ·		0	Offset
AND ORA CMP SUB BIT SBC		3 4	Op Code Address +1		0	Operand Data
SUB BIT SBC			Index Register + Offset	1		
		1	Op Code Address		1	Op Code
STA	_	2	Op Code Address + 1	1 1	0	Offset
STX	5	3	Op Code Address + 1	1 1	0	Offset Offset
		4	Op Code Address +1	1	0	
		5	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
TST	5	3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1 1	0	Operand Data
		5	Op Code Address + 2	1	0	Op Code Next Instruction
LSL LSR		1	Op Code Address	1	1	Op Code
ASR NEG		2	Op Code Address +1	1	0	Offset
CLR ROL	6	3	Op Code Address +1	1	0	Offset
COM ROR	"	4	Index Register + Offset	1	0	Current Operand Data
DEC INC		5	Index Register + Offset	1	0	Current Operand Data
DEC IIIC		6	Index Register + Offset	. 0	0_	New Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address +1	1 1	0	Offset
10.5		3	Op Code Address +1	1 1	0	Offset
JSR	6	4	Index Register + Offset	1	0	1st Subroutine Op Code
		5	Stack Pointer	0	0	Return Address LO Byte
		6	Stack Pointer - 1	0	0	Return Address HI Byte
Indexed, 16-Bit Offset						
		1	Op Code Address	1 1	1	Op Code
		2	Op Code Address +1	1 1	0	Offset (HI Byte)
JMP	4	3	Op Code Address +2	i	ő	Offset (LO Byte)
	1	4	Op Code Address +2	1 '	ő	Offset (LO Byte)
ADC CMP SUB	- 	1	Op Code Address	1	1	Op Code
ADD EOR SBC		2	Op Code Address + 1	l i l	Ö	Offset (Hi Byte)
AND ORA	5	3	Op Code Address + 2		0	Offset (LO Byte)
CPX LDA	1	4	Op Code Address + 2		ő	Offset (LO Byte)
BIT LDX		5	Index Register + Offset	1 1	ŏ	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address +1		Ó	Offset (HI Byte)
STA		3	Op Code Address +2	'1	0	Offset (LO Byte)
STX	6	4	Op Code Address +2		0	Offset (LO Byte)
~,		5	Op Code Address +2	1 1	0	Offset (LO Byte)
		6	Index Register + Offset	o	0	Operand Data
<u>.</u>	+	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
					0	
JSR	7	3	Op Code Address + 2 Op Code Address + 2	1 1	0	Offset (LO Byte) Offset (LO Byte)
Jon	'	5		¦	0	1st Subroutine Op Code
		6	Index Register + Offset Stack Pointer	0	0	Return Address (LO Byte)
		7	Stack Pointer Stack Pointer 1	0	0	
	1	(/	Stack Pointer - I	U	U	Return Address (HO Byte)

3

MICRO-

TABLE 4 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

Instructions	Cycles	Cycles #	Address Bus	RESET Pin	R/W Pin	LI Pin	Data Bus
Other Functions							
Hardware RESET	5		\$1FFE (\$FFFE)	0	1	0	Irrelevant Data
			\$1FFE (\$FFFE)	0	1	0	Irrelevant Data
		1	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data
		2	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data
		3	\$1FFE (\$FFFE)	1	1	0	Vector High
		4	\$1FFF (\$FFFF)	1	1	0	Vector Low
		5	Reset Vector	1	1	0	Op Code
Power on Reset	1922	1	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data
			•	•	•		•
		•	•	•	•	•	•
		• _	•	•	•	•	•
		1919	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data
		1920	\$1FFE (\$FFFE)	1 1	1	0	Vector High
		1921	\$1FFF (\$FFFF)	1 1	1	0	Vector Low
		1922	Reset Vector	1	1	0	Op Code
Instruction	Cycles	Cycles #	Address Bus	ÎRO Pin	R/W Pin	LI Pin	Data Bus
			Last Cycle of Previous Instruction	0	×	0	×
		1	Next Op Code Address	0	1	0	Irrelevant Data
		2	Next Op Code Address	x	1	0	Irrelevant Data
		3	SP	X	0	0	Return Address (LO Byte)
IRQ Interrupt	10	4	SP - 1	×	0	0	Return Address (HI Byte)
(Timer Vector \$1FF8, \$1FF9)		5	SP - 2	X	0	0	Contents Index Reg
		6	SP-3	X	0	0	Contents Accumulator
		7	SP-4	X	0	0	Contents CC Register
		8	\$1FFA (\$FFFA)	×	1	0	Vector High
		9	\$1FFB (\$FFFB)	×	1	0	Vector Low
		10	IRQ Vector	x	1	0	Int Routine First