











bq24210 SLUSA76B - DECEMBER 2010 - REVISED JANUARY 2015

bg24210 800-mA, Single-Input, Single-Cell Li-Ion Battery Solar Charger

Features

- Input Voltage Dynamic Power Management Feature (VBUS DPM)
- Selectable Battery Tracking Mode to Maximize the Charge Rate from Solar Panel Using DPM Feature
- Load Mode to Support Loads Connected at VBUS Pin
- 20-V Input Rating, With Overvoltage Protection (OVP)
- 1% Battery Voltage Regulation Accuracy
- Current Charge up to 800 mA With 10% Charge Current Accuracy
- Thermal Regulation Protection for Output Current Control
- Low Battery Leakage Current
- **BAT Short-Circuit Protection**
- NTC Input Monitoring
- Built-In Safety Timer With Reset Control
- Status Indication Charging/Power Present
- Available in Small 2-mm × 3-mm 10-Pin WSON Package

Applications

- **Smart Phones**
- **PDAs**
- MP3 Plavers
- Low-Power Handheld Devices
- **Auxiliary Solar Chargers**

Description

The bg24210 device is a highly integrated Li-lon linear charger targeted at space-limited portable applications. The battery is charged in three phases: conditioning, constant current and constant voltage with an IC thermal protection and safety timer. The charge current value is programmable through an external resistor. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters. The input voltage regulation loop with programmable input voltage regulation threshold make it suitable for charging from alternative power sources, such as solar panel or inductive charging pad. Furthermore, when no input source is present, the IC has a load mode to power peripherals by connecting the battery to the VBUS. Load mode has current limiting function to prevent overload.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bg24210	WSON (10)	2.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic






Table of Contents

1	Features 1		8.3 Feature Description	11
2	Applications 1		8.4 Device Functional Modes	12
3	Description 1	9	Application and Implementation	<mark>2</mark> 0
4	Typical Application Schematic 1		9.1 Application Information	
5	Revision History		9.2 Typical Application	20
6	Pin Configuration and Functions	40	Power Supply Recommendations	
7	Specifications	44	Layout	22
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	22
	7.1 Absolute Maximum hatings		11.2 Layout Example	
	7.3 Recommended Operating Conditions	40	Device and Documentation Support	23
	7.4 Thermal Information		12.1 Device Support	23
	7.5 Electrical Characteristics		12.2 Trademarks	
	7.6 Typical Characteristics		12.3 Electrostatic Discharge Caution	23
8	Detailed Description 9		12.4 Glossary	
0	8.1 Overview 9	13	Mechanical, Packaging, and Orderable Information	23
	8.2 Functional Block Diagram 10		inomation	

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (May 2011) to Revision B

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Changes from Original (December 2010) to Revision A

Page

•	Changed from Product Preview to Production Data	1
	Changed VBUS description in PIN FUNCTIONS table	3
	Added values to the Thermal Information table	
•	Changed titles in Figure 1 and Figure 2	8
•	Changed paragraph under Load Mode section	15
	Changed Figure 13	



6 Pin Configuration and Functions



Pin Functions

PIN			DECORPORTION
NAME	NO.	I/O	DESCRIPTION
BAT	10	I/O	Battery Connection. System Load may be connected. Expected range of bypass capacitors 1 μ F to 10 μ F, connected from BAT to VSS.
CHG	8	0	Charge Status indication, Low (FET ON) indicates charging, and High impedance (open drain FET OFF) in other cases
EN	7	I	Chip enable control. Low to enable charge or load mode, and high to enable suspend mode.
ISET	2	- 1	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value.
PG	6	0	Power Present indication. LOW (FET ON) When input voltage is in normal range (VBUS>BAT and VBUS>UVLO), High impedance (open drain FET OFF) in other cases.
TS	5	I	Temperature sense pin, connected to NTC Thermistor in the battery pack. Pulling High puts part in limited power charging mode. Must not be left floating.
VBUS	1	I/O	For charging mode, input for charging source, connect to external DC supply (ie, Solar Panel, Inductive charging PAD, or Wall Adapter) For load mode, output for current limited battery voltage. Expected range of bypass capacitors 1 μF to 10 μF, connected from VBUS to VSS.
VDPM	9	I	Programs the input voltage regulation threshold. Expected range of programming resistor is 1 k Ω to 10 k Ω , connected from VDPM to VSS. When VDPM is floating, the VIN DPM loop operates in battery tracking mode, and the VIN DPM threshold is BAT+100 mV (BAT>3.6 V) or 3.7 V (BAT<3.6 V) in this case. VIN DPM threshold should be programmed higher than battery voltage to ensure proper operation.
VSS	3	_	Ground terminal
VTSB	4	0	TS bias reference voltage pin, regulated output. No external capacitor is required from VTSB to VSS. Only enabled during charge.
Thermal PAD and Package	_	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.



7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	VBUS (with respect to VSS)	-0.3	20	
Input Voltage	BAT (with respect to VSS)	-0.3	7	V
	VDPM, VTSB, ISET, TS, EN, CHG, PG (with respect to VSS)	-0.3	7	
Input Current	VBUS		1.25	Α
Output Current (Continuous)	BAT		1.25	Α
Output Sink Current	CHG, PG		15	mA
Junction temperature, T _J		-40	150	°C
Storage Temperature,	Storage Temperature, T _{stg}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V/DI 10	Voltage range	3.5	18	V
VBUS	Operating voltage range, Restricted by UVLO and OVP	3.5	7.0	V
IBUS	Input current, VBUS pin		0.8	Α
I _{BAT}	Current, BAT pin		0.8	Α
T_J	Junction Temperature	0	125	°C
R_{VDPM}	Programs input voltage regulation Thresholds	1k	10k	Ω
R _{ISET}	Fast-charge current programming resistor	675	10.8K	Ω
V_{TS}	Voltage across NTC Thermistor for charging	12	57	%VTSB
C _{BAT}	By-pass capacitor on BAT pin	1	10	μF
C _{VBUS}	By-pass capacitor on VBUS pin	1	10	μF
C _{VTSB}	By-pass capacitor on VTSB pin		0.1	μF

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		bq24210	
	THERMAL METRIC ⁽¹⁾	DQC	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.8	- C/ VV
ΨЈВ	Junction-to-board characterization parameter	22.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.7	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Over junction temperature range $0^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$, VBUS=5 V, charge mode ($\overline{\text{EN}} = \text{Low}$) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT							
V _{UVLO}	Undervoltage lock-out Exit	VBUS: 0 V → 4 V		3.15	3.3	3.45	٧
V _{HYS_UVLO}	Hysteresis on V _{UVLO} Falling	VBUS: 4 V→0 V,V _{UVLO_FALL} = V _{UVLO} -V _{HYS} -	UVLO	175	227	280	mV
V _{BUS-DT}	Input Power Good detection threshold VBUS above BAT	(Input power good if VBUS > BAT + V_{BUS-D} BAT = 3.6 V, VBUS: 3.5 V \rightarrow 4 V	т);	150	200	250	mV
V _{HYS-VBUSDT}	Hysteresis on V _{BUS-DT} Falling	BAT = 3.6 V, VBUS: 4 V → 3.5 V			250		mV
t _{DGL(PG_PWR)}	Deglitch time on exiting sleep	Time measured from VBUS: 0 V \rightarrow 5 V 1-I time to \overline{PG} = Low, BAT=3.6 V	ıs rise-		90		μs
t _{DGL(PG_NO-PWR)}	Deglitch time on V _{HYS-VBUSDT} power down. Same as entering sleep.	Time measured from VBUS: 5 V \rightarrow 3.2 V $\stackrel{\cdot}{\text{time}}$ to $\stackrel{\cdot}{\text{PG}}$ = Open Circuit	-µs fall-		29		ms
V _{OVP}	Input overvoltage protection threshold	VBUS: 5 V → 8 V		7.3	7.5	7.7	V
V _{HYS-OVP}	Hysteresis on OVP	VBUS: 11 V → 5 V			200		mV
t _{BLK(OVP)}	Input overvoltage blanking time	VBUS: 5 V → 12 V			113		μs
$t_{DGL(PG_OVP)}$	Deglitch time exiting OVP	Time measured from VBUS: 12 V \rightarrow 5 V 1- μ s fall-time to \overline{PG} = Low			5		ms
V _{BUS-DPM}	Input voltage regulation threshold.	Programmable, the programming resistor a pin $R_{VDPM} = 1k\Omega$	t VDPM	M 3.55 3.65		3.75	V
V BUS-DPM	Restricts lout at VBUS _{-DPM}	Programmable, the programming resistor a pin $R_{VDPM} = 10k\Omega$	t VDPM	4.8	5	5.1	v
KVBUS_DPM	Term Factor	$\begin{aligned} &BAT > V_{LOWV}, VBUS = 5 \; V, R_{VDPM} = 1 \; k\Omega \\ &R_{VDPM} = KVBUS_{DPM} \times (VBUS_{DPM} \!\!-\!\! VBUS) \end{aligned}$	to 10 kΩ; _{_DPM_1})	0.135	0.15	0.165	V/ΚΩ
VBUS_DPM_1	Initial voltage for VBUS_DPM threshold setting	BAT > V_{LOWV} , $VBUS = 5 V$, $R_{VDPM} = 1 k\Omega$	to 10 kΩ	3.41	3.5	3.59	٧
VBUS_DPM_0	VBUS_DPM threshold when VDPM is shorted to VSS	BAT > V_{LOWV} , VBUS = 5 V, R_{VDPM} < 500 Ω	!		3.65		٧
IVBUS_DPM	Current for programming VBUS_DPM				75		μΑ
V_{TRK}	Battery voltage tracking threshold for	VDPM pin Float (open circuit,	BAT ≤ 3.6 V	3.65	3.7	3.75	V
VTRK	VBUS DPM loop	$R_{TS} > 500 \text{ k}\Omega$), BAT rising	BAT > 3.6 V	BAT +0.07	BAT +0.10	BAT +0.145	V
V _{TRK_HYS}	Hysteresis for V _{TRK}	BAT falling			60		mV
V _{BUS_CHG}	Input voltage to enable $\overline{\text{CHG}}$ pin, VBUS-V _{BUS_DPM} or VBUS-V _{TRK}	EN=LOW, VBUS rising above VIN DPM threshold			80		mV
V _{BUS_CHG_HYS}	Hysteresis for V _{BUS_CHG}	EN=LOW, VBUS falling			160		mV
t _{DGL_CHG}	Deglitch time for CHG pin status change				5		mS



Electrical Characteristics (continued)

Over junction temperature range $0^{\circ}\text{C} \le T_{\text{J}} \le 125^{\circ}\text{C}$, VBUS=5 V, charge mode ($\overline{\text{EN}} = \text{Low}$) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISET SHORT CI	RCUIT TEST					
R _{ISET_MAX}	Highest Resistor value considered a fault (short). Monitored for lout>90mA	Riset: 600 $\Omega \to$ 250 $\Omega,$ lout latches off. Cycle power to Reset. Fault range >1.10 A	200	250	300	Ω
t _{DGL-SHORT}	Deglitch time transition from ISET Short to lout Disable	Clear fault by cycling IN or CHGEN		1		ms
I _{OUT_CL}	Maximum OUT current limit regulation (Clamp)		0.95		1.4	Α
BATTERY SHOP	RT PROTECTION					
I _{BAT(SC)}	Source current out BAT pin during short-circuit detection		13	17	21	mA
BAT _(SC)	BAT pin short-circuit detection threshold/ Pre-Charge Threshold	BAT:3 V → 0.5 V, no deglitch	0.75	0.8	0.85	٧
BAT _(SC-HYS)	BAT pin Short Hysteresis	$\begin{array}{c} \text{Recovery} \rightarrow \text{BAT}_{(\text{SC})} + \text{BAT}_{(\text{SC-HYS})}; \text{Rising, no} \\ \text{Deglitch} \end{array}$		77		mV
QUIESCENT CU	RRENT					
I _{OUT(DONE)}	BAT pin current, charging terminated	EN=Low, VBUS = 6 V, Terminated			9	μA
I _{OUT(STDBY)}	Suspend current into BAT pin	EN=High, VBUS =0 V, BAT = 4.2 V			5	μA
IBUS _(STDBY)	Suspend current into VBUS pin	EN=High, VBUS ≤ 6 V		100	175	μA
I _{CC}	Active supply current, VBUS pin	No load on VTSB pin, $\overline{\text{EN}} = \text{Low}$, VBUS = 6 V, no load on BAT pin, BAT > $V_{\text{O(REG)}}$, IC enabled		0.8	1.2	mA
I _{CC_REV}	Active supply current, BAT pin in load mode	$\overline{\text{EN}}$ = Low, BAT = 4 V, no load on VBUS pin		50	80	μΑ
BATTERY CHAI	RGER FAST-CHARGE					
V _{O(REG)}	Battery regulation voltage	VBUS = 5.5 V, I _{OUT} = 25 mA, (V _{TS 0C} <v<sub>TS<v<sub>TS 45C)</v<sub></v<sub>	4.16	4.20	4.23	
V _{O_HT(REG)}	Battery hot regulation Voltage	VBUS = 5.5 V, I _{OUT} = 25 mA, (V _{TS 45C} <v<sub>TS<v<sub>TS 60C)</v<sub></v<sub>	4.02	4.06	4.1	V
I _{OUT}	Programmed output "fast charge" current range	$V_{O(REG)}$ > BAT > V_{LOWV} , VBUS = 5 V, R_{ISET} = 469 to 7.5 k Ω	50		800	mA
V _{DO(IN-OUT)}	Drop-Out, VBUS – BAT	Adjust VBUS down until I_{OUT} = 0.5 A, BAT = 4.15 V, R_{ISET} = 675, T_{J} <100°C.		250	400	mV
I _{OUT}	Output "fast charge" formula	V _{O(REG)} > BAT > V _{LOWV} , VBUS = 5 V	K	ISET/RISET		Α
	<u> </u>	$R_{ISET} = K_{ISET} / I_{OUT}$; 250 mA $\leq I_{OUT} < 800$ mA	373	390	407	
K _{ISET}	Fast charge current factor	R _{ISET} = K _{ISET} /I _{OUT} ; 50mA ≤ ICHG < 250 mA	375	395	416	ΑΩ
	•	R _{ISET} = K _{ISET} /I _{OUT} ; 10 < ICHG < 50 mA	320	400	490	
PHECHARGE -	INTERNALLY SET				1	
V_{LOWV}	Pre-charge to fast-charge transition threshold		2.4	2.5	2.6	V
t _{DGL1(LOWV)}	Deglitch time on pre-charge to fast- charge transition			100		μs
t _{DGL2(LOWV)}	Deglitch time on fast-charge to pre- charge transition			32		ms
I _{PRE-CHG}	Pre-charge current, Internally set	BAT < V _{LOWV} , ICHG ≥ 250 mA	18	20	22	% IOUT
TERMINATION -	- INTERNALLY SET					
I _{TERM}	Termination current, Internally set	ICHG ≥ 250 mA	8	10	12	% ICHG
t _{DGL(TERM)}	Deglitch time, termination detected			29		ms
	Recharge detection threshold- normal temp	V_{TS_0C} < V_{TS} < V_{TS_45C} , BAT: 4.2 V \rightarrow V _{RCH}	V _{O(REG)} -0.120	V _{O(REG)} -0.095	V _{O(REG)} -0.070	V
V_{RCH}	Recharge detection threshold-hot temp	V_{TS_45C} < V_{TS_60C} , BAT: 4.15 V \rightarrow V _{RCH}	V _{O(REG)} -0.130	V _{O(REG)} -0.105	V _{O(REG)} -0.80	V
t _{DGL1(RCH)}	Deglitch time, recharge threshold	$V_{TS_0C} < V_{TS} < V_{TS_45C}, \ BAT: 4.25 \ V \rightarrow 3.5 \ V \ in \ 1 \ \mu S \ ;$ $t_{DGL(RCH)} \ is \ time \ to \ ISET \ ramp$	-0.130	_0.105 29	-0.00	ms

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Electrical Characteristics (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$, VBUS=5 V, charge mode ($\overline{EN} = Low$) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{DGL2(RCH)}	Deglitch time, recharge threshold in BAT_Detect mode	$\begin{aligned} &V_{TS_0C} {<} V_{TS} {<} V_{TS_45C}, \text{ BAT: 3.5 V inserted;} \\ &t_{DGL(RCH)} \text{ is time to ISET ramp} \end{aligned}$		3.6		ms
BATTERY DETE	CTION ROUTINE					
V_{REG_BD}	BAT Reduced regulation during battery detect	V _{TS_0C} <v<sub>TS<v<sub>TS_45C, Battery present</v<sub></v<sub>	V _{O(REG)} -0.45	V _{O(REG)} -0.4	V _{O(REG)} -0.35	V
V_{BD_SINK}	Sink current during V _{REG_BD}	V _{TS_0C} <v<sub>TS<v<sub>TS_45C, Battery present</v<sub></v<sub>	5	7	9	mA
t _{DGL1(HI/LOW_REG)}	Regulation time at V_{REG} or V_{REG_BD}	V _{TS_0C} <v<sub>TS<v<sub>TS_45C, Battery present</v<sub></v<sub>		25		ms
V_{BD_HI}	High battery detection threshold	V _{TS_0C} <v<sub>TS<v<sub>TS_45C, Battery present</v<sub></v<sub>	V _{O(REG)} -0.158	V _{O(REG)} -0.108	V _{O(REG)} -0.058	V
V_{BD_LO}	Low battery detection threshold	V _{TS_0C} <v<sub>TS<v<sub>TS_45C, Battery present</v<sub></v<sub>	$V_{REG_BD} + 0.05$	V _{REG_BD} +0.1	V _{REG_BD} +0.15	V
BATTERY CHAR	IGING TIMERS AND FAULT TIMERS					
t _{PRECHG}	Pre-charge safety timer value	Restarts when entering Pre-charge; Always enabled when in pre-charge. $V_{TS} < V_{SM(TS)}$	1700	1940	2250	s
t _{MAXCH}	Charge safety timer value	Clears fault or resets at UVLO, EN disable, BAT Short, exiting LOWV and Refresh	34000	38800	45000	s
t _{MAXTERM}	Termination timer in limited power charge mode	Limited power charge mode, terminate charge when VIN DPM active, normal termination conditions met and this termer expires	6800	7760	9000	s
BATTERY-PACK	NTC MONITOR					
VTSB	TS Bias Voltage	I _{VTSB} < 1 mA	2	2.2	2.4	V
I _{VTSB} (Min)	Maximum current from TS-bias pin (short circuit protection)				1	mA
C _{VTSB}	Optional capacitance for ESD				0.1	μF
C _{TS}	Optional capacitance for ESD			0.22		μF
V _{0C}				57		%VTSB
V _{0C-Hyst}	Hysteresis on 0C comparator			1		%VTSB
V _{10C}				46		%VTSB
V _{10C-Hyst}	Hysteresis on 10C comparator			1		%VTSB
V _{45C}				18.6		%VTSB
V _{45C-Hyst}	Hysteresis on 45C comparator			1		%VTSB
V _{60C}				12		%VTSB
V _{60C-Hyst}	Hysteresis on 60C comparator			1		%VTSB
+	Deglitch for TS thresholds: 10C	Normal to cold operation: V_{TS} : 30% \rightarrow 50% VTSB		50		ms
T _{DGL(TS_10C)}	Degition 13 thesholds. 100	Cold to Normal operation: V_{TS} : 50% \rightarrow 30% VTSB		12		1115
$t_{\text{DGL(TS)}}$	Deglitch for TS thresholds: 10/45/60C	Battery charging		30		ms
$V_{LP(TS)}$	Limited power charge mode threshold - Enter	V_{TS} : 0.4VTSB \rightarrow 0.9VTSB;	75	80	85	%VTSB
$V_{HYS\text{-}LP(TS)}$	Hysteresis exiting limited power charge mode	V_{TS} : 1.7 V \to 0.5 V;		5		/0 V I O D
•	Deglitch exit limited power charge mode between states	Pattery charging		57		ms
t _{DGL(LDO)}	Deglitch enter limited power charge mode between states	Battery charging		8		μs
THERMAL REGU	JLATION					
T _{J(REG)}	Temperature regulation limit			125		°C
T _{J(OFF)}	Thermal shutdown temperature		-	155	-	°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C





Electrical Characteristics (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$, VBUS=5 V, charge mode ($\overline{EN} = Low$) (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC LEVELS	ON EN					
V _{IL}	Logic LOW input voltage	Sink 8 μA			0.4	٧
V _{IH}	Logic HIGH input voltage	Source 8 µA	1.4			V
I _{IL}	Sink current required for LO		2		10.5	μΑ
I _{IH}	Source current required for HI		0.8		2	μΑ
LOGIC LEVELS	ON CHG AND PG					
V _{OL}	Output LOW voltage	I _{SINK} = 5 mA			0.4	V
I _{LEAK}	Leakage current into IC	Vchg = 5 V, VPG = 5 V			1	μΑ
LOAD MODE (E	N=LOW)		•		•	
BAT_REV_ST	Minimum voltage for load mode		2.8	3.0	3.2	V
V _{DO(BAT-VBUS)}	Drop-Out, V(BAT) – V(VBUS)	Adjust VBUS down until I(VBUS) = 0.1 A, BAT = 4.15 V, T _J <100°C.		200	320	mV
V _{BUS-LM}	Load mode exiting threshold (VBUS above BAT)	BAT = 3.6 V, VBUS: rising 3 V → 4 V	-100	-50	0	mV
V _{HYS-VBUSLM}	Hysteresis on V _{BUS-LM} falling	BAT = 3.6 V, VBUS: 4 V → 3 V		150		mV
t _{DGL(LM_Exit)}	Deglitch time on exiting load mode			100		mS
t _{DGL(LM-Enter)}	Deglitch time on V _{HYS-VBUSLM} same as entering load mode			5		μs
I _{LM_MIN}	The minimum load current to keep IC in load mode	During load mode	0.3	1.8	3.1	mA
I _{REV_LIMIT}	Initial current limit in load mode for blanking time t _{REV_LIMIT_BLK}	BAT = 3.6 V	130	170	215	mA
t _{REV_LIMIT_BLK}	Blanking time for initial current limit			200		ms
I _{REV_LIMIT_BK}	Reverse load mode current limit after the initial blanking time		40	55	70	mA
t _{REV_LIMIT_REC}	Delay time to set load current limit back to I _{REV_LIMIT}	Reverse current drops from 100% to 30% of IREV_LIMIT_BK		200		ms

7.6 Typical Characteristics





Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The bq24210 is a highly integrated 2-mm \times 3-mm² single-cell Li-lon charger with bidirectional power flow capability. Depending on the status of control pins and source conditions, the IC can operate in several modes: sleep, charge, load, and suspend mode.

At power up (VBUS or BAT ramps up, or $\overline{\text{EN}}$ pin changes status), the IC performs the operation mode detection automatically. Depending on the VBUS and BAT levels, the IC enters sleep, charge, load, or suspend mode.

In charge mode, the charger has three phases of charging: Pre-charge to recondition a full discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity, as shown in Figure 3. The charge operating mode is very flexible, allowing programming of the fast-charge current, and input voltage regulation threshold. The programmable input voltage regulation threshold makes the IC compatible with both low impedance power sources, like USB ports or wall adapters, or high impedance sources such as solar panel or thermo-electric generators.




Figure 3. Charge Profile


In load mode, the IC connects the battery voltage to the input pin (VBUS pin) through the back to back FET (Q1 and Q2) to power the load connected at VBUS pin. The load current is limited to provide overload protection.

In sleep mode, Q2 is OFF and the IC standby current is reduced to I_{CC REV}.

In suspend mode, the IC turns off both Q1 and Q2, and no charging or reverse conduction is allowed.



8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Input Voltage-Based Dynamic Power Management (VBUS-DPM)

The VBUS-DPM feature is used to detect an input source voltage that is reaching its current limit due to excessive load and causing the voltage to reduce. When the input voltage drops to the VBUS-DPM threshold the internal pass FET reduces the current until there is no further drop in voltage at the input. This prevents a source with voltage less than VBUS. DPM to power the BAT pin. This unique feature makes the IC work well with current limited (for example, high impedance) power sources, such as solar panels or inductive changing pads. This is also an added safety feature that helps protect the source from excessive loads.

An external resistor is used to program the VBUS DPM. The programming resistor, R_{VDPM} is dictated by the following equation:

 $R_{VDPM} = (VBUS_{DPM} - VBUS_{DPM}_{1})/KVBUS_{DPM}$

where

- VBUS _{DPM} is the desired input voltage regulation voltage threshold;
- VBUS DPM 1 is the built in offset threshold, typically 3.5 V
- K_{VBUS DPM} is a gain factor found in the electrical specification.

(1)

If VDPM pin is shorted to VSS, the VBUS DPM is set to typically 3.65 V.

If the VDPM pin is floated (open circuit), the IC operates in battery tracking mode. In this case, VBUS DPM threshold is internally set as V_{TRK}, which is typically BAT+100 mV (BAT>3.65 V) or 3.75 V (BAT≤3.4 V).

8.3.2 CHG Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to V_{SS}) during the first charge only (unless TS pin is tied to VTSB pin) and is turned off once the battery reaches voltage regulation and the charge current tapers to the internally set termination threshold.

The charge pin is high impedance in sleep mode and OVP (if PG is high impedance) and return to its previous state once the condition is removed.

Cycling input power, toggling EN pin, or releasing or entering pre-charge mode causes the CHG pin to go low if power is good and a discharged battery is attached. This is considered the start of a first charge cycle.

8.3.3 CHG and PG LED Pull-Up Source

Copyright © 2010-2015, Texas Instruments Incorporated

For host monitoring, a pullup resistor is used between the STATUS pin and the V_{CC} of the host. For a visual indication a resistor in series with an LED is connected between the STATUS pin and a power source. If the CHG or PG source is capable of exceeding 7 V, a 6.2-V Zener diode should be used to clamp the voltage. If the source is the BAT pin, note that as the battery changes voltage, the brightness of the LEDs vary.

Table 1. CHG

CHARGING STATE	CHG FET/LED (VTS< V _{LP(TS)})	CHG FET/LED (VTS> V _{LP(TS)})		
1 st Charge	ON	ON		
Refresh Charge		ON		
OVP	OFF	OFF		
Sleep		OFF		
TEMP Fault	ON for 1 st Charge	ON		
Charge when BAT< BAT _(SC)	OFF	ON		

Table 2. PG

INPUT POWER GOOD STATE	PG FET/LED
Normal Input (BAT+VBUS _{DT} <vbus<v<sub>OVP)</vbus<v<sub>	ON
$\stackrel{-}{ ext{and}}$ (VBUS _{DPM} <v<sub>BUS<v<sub>OVP)</v<sub></v<sub>	



Table 2. PG (continued)

INPUT POWER GOOD STATE	PG FET/LED					
UVLO	OFF					
Sleep Mode						
OVP Mode						
PG is independent of chip disable						

8.3.4 Power Good Indication (PG)

After a source is applied to VBUS and the voltage rises above the UVLO and sleep thresholds (VBUS>BAT+V_{BUS-DT}) and VBUS-DPM threshold (V_{BUS_DPM} or V_{TRK}), but is less than OVP (VBUS<V_{OVP}), then the \overline{PG} FET turns on and provides a low impedance path to ground. The EN pin state does not affect this functionality.

8.4 Device Functional Modes

8.4.1 Power-Down or Undervoltage Lockout (UVLO)

The IC is in power down mode if the VBUS and BAT pin voltages are both less than UVLO. The part is considered "dead" and all the pins are high impedance. Once the VBUS voltage rises above the UVLO threshold the IC enters sleep mode or an active mode depending on control pin status and the BAT pin (battery) voltage.

8.4.2 Operation Mode Detection and Transition

On power up (VBUS or BAT ramps up, or \overline{EN} pin changes status), the IC performs operation mode detection to identify the operation mode based on the VBUS voltage, battery voltage, load current, and control pin status.

Two comparators are needed for the detection, load mode comparator and sleep mode comparator.

When VBUS falls below the lower limit of the load mode comparator, the IC goes to load mode; when VBUS is above the upper limit of the sleep comparator, the IC goes to charge mode, as shown in Figure 4.






Figure 4. Operation Mode Detection Flow Chart

During load mode, when VBUS is above upper limit of load mode and the load current is below the minimum load current (I_{LM MIN}), the IC stays in load mode for a deglitch time of 100 mS and then goes to sleep mode.

If VBUS is above the upper limit of the sleep comparator during this period, after $45-\mu s$ deglitch time, the IC stops load mode and goes into the charge mode. The maximum current to the battery is limited by the FET RDSon during this transition.




Figure 5. Sleep Comparator Operation



During charge mode, if VBUS falls to the lower limit of sleep comparator, the IC goes to sleep mode after a deglitch time of 32 mS. If VBUS falls faster than 32 ms to below the lower limit of load mode comparator, the IC goes to load mode after a deglitch time of 32 ms, as shown in Figure 6.




Figure 6. Operation Mode Transition Diagram

In load mode, if the load is higher than I_{LM_MIN} , or the voltage at VBUS pin is lower than upper limit of load mode comparator, load mode is continuous.

If the load is smaller than I_{LM_MIN} in load mode, and VBUS is higher than the upper limit, then the IC goes to sleep mode after deglitch time of 100 mS. In sleep mode, once VBUS drops lower than the lower limits of the load mode comparator, the IC goes to load mode again. In this case, the above process repeats, and IC keeps changing operations mode (between sleep mode and load mode). The mode change frequency is less than 10 Hz, and VBUS has a ripple of 150 mV.




Figure 7. Load Mode Operation



8.4.3 Sleep Mode

If the VBUS pin voltage is below the BAT voltage and above the UVLO threshold, the charge current is disabled, the safety timer counting pauses (not reset) and the \overline{PG} and \overline{CHG} pins are high impedance. As the input voltage rises and the charger exits sleep mode, the \overline{PG} pin goes low, the safety timer continues to count, charge is enabled, and the \overline{CHG} pin remains high impedance until current flows out the BAT pin.

8.4.4 Load Mode

Load mode is used when the charging source is removed and an external accessory needs power from the battery.

To start the load mode, the minimum BAT pin voltage is BAT_REV_ST. When load mode is active, the oscillator and charge pump will operate at reduced speed to reduce quiescent current prolonging battery life.

During load mode, reverse current is monitored, and once it rises to an internally set threshold, I_{REV_LIMIT} , the load current regulation loop will limit the load current to the threshold for a blanking time of $t_{REV_LIMIT_BLK}$. If the overload condition continues after the blanking time of $t_{REV_LIMIT_BLK}$, the load current limit threshold will be reduced to $I_{REV_LIMIT_BK}$ (about 50mA) and load mode continues, until the VBUS drops below UVLO or other failure occurs. If the load current drops below $I_{REV_LIMIT_BK}$, the load current limit will be set back to I_{REV_LIMIT} after a delay of $t_{REV_LIMIT_BEC}$, as shown in Figure 8.




Figure 8. Load Current Limiting

8.4.5 Charge Mode

8.4.5.1 Overvoltage Protection (OVP) – Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, $t_{BLK(OVP)}$. The timer ends and the CHG and \overline{PG} pins go to a high impedance state. Once the overvoltage returns to a normal voltage and after a deglitch time of $t_{DGL(PG_OVP)}$, the \overline{PG} pin goes low, timer continues, charge continues, and the \overline{CHG} pin goes low after a 25-ms deglitch.

8.4.5.2 Power Up

The IC is alive after the VBUS or BAT voltage ramps above UVLO (see sleep mode), the IC resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the safety timer, enables the CHG pin, and starts the normal charge routine.

8.4.5.3 Battery Detect Routine

The battery detect routine checks for a missing battery while keeping the BAT pin at a useable voltage. Whenever the battery is missing, the CHG pin is high impedance.

The battery detect routine is run when entering and exiting LPCM to verify if battery is present, or run all the time if battery is missing. On power-up, if battery voltage is greater than V_{RCH} threshold, a battery detect routine is run to determine if a battery is present.






Figure 9. Battery Detection Flow Chart

8.4.5.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, when performing a charge disable/enable (EN), when exiting limited power charge mode (LPCM), when detecting a battery insertion, or when the BAT voltage dropping below the VRCH threshold. The CHG pin is active low only during the first charge cycle, therefore exiting LPCM or dropping below VRCH will not turn on the CHG pin FET, if the CHG pin is already high impedance.



8.4.5.5 BAT Output

The charger's BAT pin provides current (IOUT) to the battery and to the system, if present. This IC can be used to charge the battery plus power the system or charge just the battery assuming the loads do not exceed the available current. The BAT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output voltage will drop unless there is sufficient capacitance or a charged battery present to supplement the excessive load. If the voltage on BAT drops below the pre-charge to fast-charge threshold, V_{lowv} = 2.5 V typical, IOUT is reduced to 10% typical of the fast charge current .

8.4.5.6 Fast Charge Current (I_{OUT})

An external resistor on the ISET pin is used to program the output current (50 to 800mA) and can be used as a current monitor.

 $R_{ISET} = K_{ISET} / I_{OUT}$

where

- I_{OUT} is the desired fast charge current in amps;
- K_{ISET} is a gain factor found in the electrical specification, typically 395 A Ω

(2)

The ISET resistor is short protected and will detect a resistance lower than $R_{\text{ISET_MAX}}$. The detection requires at least 80mA of output current. If a *short* is detected, then the IC will latch off and can only be reset by cycling the power. The BAT current is internally clamped to a maximum current $I_{\text{OUT_CL}}$ which is independent of the ISET short detection circuitry.

8.4.5.7 Termination

Once the BAT pin goes above VRCH (reaches voltage regulation), and the current tapers down to the termination threshold (20% of the fast charge current), the $\overline{\text{CHG}}$ pin goes high impedance, and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current will terminate. If the battery was removed along with the thermister, then the TS pin is driven high and the charger enters LPCM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine will continue until a battery is inserted. After termination, if the BAT pin voltage drops to V_{RCH} (100mV below regulation) while input power remains applied then a new charge is initiated, but the \overline{CHG} pin remains at a high impedance (off). The termination threshold is raised by 14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.

8.4.5.8 Timers

The pre-charge timer is set to 30 minutes. The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation or VBUS_DPM. While in thermal regulation or VBUS_DPM, the timer clock slows by a factor of 2, resulting in a clock than counts half as fast which will increase the total time. If either the 30 minute or ten hour timer times out, the charging is terminated and the CHG pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power, or going into and out of LPCM.

8.4.5.9 Battery Temperature Monitoring

When connected to a thermistor that monitors the battery's temperature, the TS feature prevents battery damage by reducing charge current or voltage at battery temperature extremes. The TS feature is designed to be compatible with the JEITA temperature standard for Li-Ion batteries. There are four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C, the charge current level is cut in half and if between 45°C and 60°C, the regulation voltage is reduced to 4.1Vmax.

The voltage based TS sensing is used due to the flexibility to be compatible with different NTCs. VTSB is used as the voltage reference for TS sensing, and two external TS voltage divider (RT1 and RTH) are used to set the targeted temperature threshold. Above 60°C or below 0°C the charge is disabled.

TEXAS INSTRUMENTS

Device Functional Modes (continued)




Figure 10. Charge JEITA Profile




Figure 11. TS Pin, Thermister Sense Thresholds

Assuming a 103AT NTC thermister on the battery pack as shown in Figure 13, the value RT1 can be determined by using the following equation (select the most critical temperature for the best precision):

RT1 =
$$\frac{1}{V_{V45C}}$$
 × RTH(45C) – RTH(45C) (3)






Figure 12. TS Resistor Network

The TS pin has another additional feature. When the TS pin is driven high $(V_{TS} > V_{LP(TS)})$, the IC operates in limited power charge mode.

8.4.5.10 Limited Power Charge Mode – TS Pin High

When the TS pin goes high to the limited power charge mode (LPCM) threshold ($V_{LP(TS)}$), the part enters limited power charge mode. This mode is used normally for solar charging applications or other high impedance input sources that desire to modify the termination routine and other timers. When entering the limited power charging mode, the pre-charge timer and 10 hour safety timer is held in reset, and the termination routine is modified. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the \overline{CHG} pin will go to its high impedance state if not already there. If a battery is detected, the normal charge process begins. If the normal termination conditions are \overline{met} (Icharge< I_{TERM} , BAT> V_{RCH}) and V_{BUS} _DPM loop is not active, the charging process terminates, and the \overline{CHG} pin goes to its high impedance state if not already there. When the regular timers are disabled there still is a 2 hour timer if the part is stuck in DPM above 4.1 V but outside of termination conditions at which point charging will terminate and re-start if the voltage falls below 4.1 V.

When coming out of the limited power charging mode, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

Limited power charge mode is not necessary for all solar charging. A solar panel charging in normal mode without TS pulled high would keep the normal termination timers active and would allow the TS temperature monitoring functions to be used.

If limited power charging mode is not desired upon removal of the battery with a thermister, apply a voltage equal to 30% VTSB on TS pin using two external resistors to set a voltage divider and disable the TS monitor function.

8.4.6 Suspend Mode

When $\overline{\text{EN}}$ pin is pulled to HIGH level, the IC operates in suspend mode, with Q1 and Q2 OFF and very low leakage current into and between VBUS and BAT pins. The PG pin continues to operate to indicate a good power source even while in suspend mode.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Although it can be powered from low impedance sources like a USB port or wall adapter, this IC's VBUS-DPM feature makes it ideal to be powered from high impedance sources like solar panels or inductor charging pads.

9.2 Typical Application




Figure 13. Typical System Schematic

9.2.1 Design Requirements

A solar panel with VOC = 6 V in direct sunlight and capable of up to 1 W of output power is available to charge a 500 mAHr Lilon battery at a 1C rate. Because the light itensity will vary over time, this application uses the IC in battery tracking mode. The IC will never use load mode so EN is tied to PG.

9.2.2 Detailed Design Procedure

The minimum recommend capacitors of 1 μF for VBUS and BAT are used. The pullup resistors for \overline{CHG} and \overline{PG} are 2 $k\Omega$.

Using R_{ISET} = K_{ISET} / I_{OUT} and set I_{OUT} = IC = 500mA gives R_{ISET} = 390 A Ω / 500 mA = 780 Ω \rightarrow 787 Ω closest 1% resistor.


Using Equation 3 and finding RTH(45) from the 103AT-4 thermistor datasheet as 4911 Ω , RT1 = 1 / (0.186) * 4911 Ω - 4911 Ω = 21.492 k Ω \rightarrow 21.5 k Ω closest 1% resistor.

For battery tracking mode, we leave VDPM floating. If we decided to power the charger using a 5-V wall adapter that a minimum output voltage of 4.6 V, we would size a resistor VDPM to ground using $R_{VDPM} = (VBUS_{DPM} - VBUS_{DPM})/(VB$



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

In order for the IC to charge a battery, the power source at VBUS must be larger than the undervoltage lockout threshold of 3.3 V typical and the battery voltage, V(BAT) plus 200 mV typical to prevent SLEEP mode but less than the OVP threshold of 7.5 V typical. The input power source can be a low impedance USB port or wall adapter or a high impedance solar panel if the VBUS_DPM feature if appropriately configured.

11 Layout

11.1 Layout Guidelines

The minimum VBUS and BAT capacitors, CVBUS and CBAT, of 1 uF are required to be placed as close as possible between the respective pins and the IC ground pin. Higher bulk capacitance values and additional high frequency (< 0.1 uF) bypass capacitors are allowed. Next, the resistor on ISET, RISET, and on VDPM, RVDPM, should be placed as close as possible to the respective pins and the IC ground pin. The TS pullup resistor, RVTSB or RT1, can then be placed between the VTSB and TS pins. Optional capacitors up to 1.0 uF on TS, CTS, and VTSB, CVTSB, can be placed to minimize noise coupling.

11.2 Layout Example




Figure 16. Recommended Layout

22

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24210DQCR	ACTIVE	WSON	DQC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QXI	Samples
BQ24210DQCT	ACTIVE	WSON	DQC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	QXI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Oct-2017

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
٧	Λ	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24210DQCR	WSON	DQC	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
BQ24210DQCT	WSON	DQC	10	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 8-Oct-2017



*All dimensions are nominal

Device	Package Type Package Drawing Pins SPQ		SPQ	Length (mm)	Width (mm)	Height (mm)	
BQ24210DQCR	WSON	DQC	10	3000	210.0	185.0	35.0
BQ24210DQCT	WSON	DQC	10	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209674/B








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated