

#### DATASHEET

## **Description**

The 9DBU0841 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated output terminations providing Zo=100 $\Omega$  for direct connection to 100 $\Omega$ transmission lines. The device has 8 output enables for clock management and 3 selectable SMBus addresses.

## **Recommended Application**

1.5V PCIe Gen1-2-3 Zero Delay/Fanout Buffer (ZDB/FOB)

## **Output Features**

• 8 - 1-167MHz Low-Power (LP) HCSL DIF pairs  $w/ZO=100\Omega$ 


## **Key Specifications**

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew < 80ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- · Very low additive phase jitter in bypass mode


#### Features/Benefits

- Direct connection to  $100\Omega$  transmission lines; saves 32 resistors compared to standard HCSL outputs
- 53mW typical power consumption in PLL mode; eliminates thermal concerns
- Outputs can optionally be supplied from any voltage between 1.05 and 1.5V; maximum power savings
- Spread Spectrum (SS) compatible; allows SS for EMI reduction
- OE# pins; support DIF power management
- HCSL-compatible differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- SMBus-selectable features; optimize signal integrity to application
  - · slew rate for each output
  - · differential output amplitude
- Pin/SMBus selectable PLL bandwidth and PLL Bypass; optimize PLL to application
- Outputs blocked until PLL is locked; clean system start-up
- Device contains default configuration; SMBus interface not required for device control
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 48-pin 6x6mm VFQFPN; minimal board space

## **Block Diagram**



## **Pin Configuration**



#### 48-pin VFQFPN, 6x6 mm, 0.4mm pitch

- ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2)
- v prefix indicates internal 120KOhm pull down resistor
- ^ prefix indicates internal 120KOhm pull up resistor

#### **SMBus Address Selection Table**

|                                       | SADR | Address | + Read/Write bit |
|---------------------------------------|------|---------|------------------|
| State of SADR on first application of | 0    | 1101011 | X                |
| CKPWRGD PD#                           | M    | 1101100 | X                |
| CKFWKGD_FD#                           | 1    | 1101101 | х                |

#### **Power Management Table**

| CKPWRGD PD# | CLK_IN  | SMBus   | OEx# Pin  | DIF      | х                  | PLL             |
|-------------|---------|---------|-----------|----------|--------------------|-----------------|
| CKFWKGD_FD# | CLK_IN  | OEx bit | OLX# FIII | True O/P | True O/P Comp. O/P |                 |
| 0           | X       | X       | X         | Low      | Low                | Off             |
| 1           | Running | 0       | Х         | Low      | Low                | On <sup>1</sup> |
| 1           | Running | 1       | 0         | Running  | Running            | On <sup>1</sup> |
| 1           | Running | 1       | 1         | Low      | Low                | On <sup>1</sup> |

<sup>1.</sup> If Bypass mode is selected, the PLL will be off, and outputs will be running.

#### **Power Connections**

| Pin Number |                       |            | Description   |  |
|------------|-----------------------|------------|---------------|--|
| VDD        | VDDIO                 | GND        | Description   |  |
|            |                       |            | Input         |  |
| 5          |                       | 8          | receiver      |  |
|            |                       |            | analog        |  |
| 12         |                       | 9          | Digital Power |  |
| 20, 31, 38 | 13, 21, 31,<br>39, 47 | 22, 29, 40 | DIF outputs   |  |
| 30         |                       | 29         | PLL Analog    |  |

Note: epad on this device is not electrically connected to the die. It should be connected to ground for best thermal performance.

#### **PLL Operating Mode**

| HiBW_BypM_LoBW# | MODE      | Byte1 [7:6]<br>Readback | Byte1 [4:3]<br>Control |
|-----------------|-----------|-------------------------|------------------------|
| 0               | PLL Lo BW | 00                      | 00                     |
| M               | Bypass    | 01                      | 01                     |
| 1               | PLL Hi RW | 11                      | 11                     |


# **Pin Descriptions**

| PIN# | PIN NAME               | TYPE    | DESCRIPTION   |
|------|------------------------|---------|---|
| 1    | vSADR_tri              | LATCHED | Tri-level latch to select SMBus Address. See SMBus Address Selection Table.       |
| '    | VOADIT_III             | IN      | Threver later to select dividus Address. See dividus Address Selection Table.     |
| 2    | ^vHIBW BYPM LOBW#      | LATCHED | Trilevel input to select High BW, Bypass or Low BW mode.                          |
|      | VIIIDVV_DII IVI_LODVV# | IN      | See PLL Operating Mode Table for Details.   |
| 3    | FB_DNC                 | DNC     | True clock of differential feedback. The feedback output and feedback input are   |
|      | I D_DINO               | DIVO    | connected internally on this pin. Do not connect anything to this pin.            |
| ,    | ED DNO#                | DNO     | Complement clock of differential feedback. The feedback output and feedback       |
| 4    | FB_DNC#                | DNC     | input are connected internally on this pin. Do not connect anything to this pin.  |
|      |                        |         | 1.5V power for differential input clock (receiver). This VDD should be treated as |
| 5    | VDDR1.5                | PWR     | an Analog power rail and filtered appropriately.                                  |
| 6    | CLK_IN                 | IN      | True Input for differential reference clock.                                      |
| 7    | CLK_IN#                | IN      | Complementary Input for differential reference clock.                             |
| 8    | GNDR                   | GND     | Analog Ground pin for the differential input (receiver)                           |
| 9    | GNDDIG                 | GND     | Ground pin for digital circuitry  |
|      | SCLK_3.3               | IN      | Clock pin of SMBus circuitry, 3.3V tolerant.                                      |
| 11   | SDATA_3.3              | I/O     | Data pin for SMBus circuitry, 3.3V tolerant.                                      |
| 12   | VDDDIG1.5              | PWR     | 1.5V digital power (dirty power)  |
| 13   | VDDIO                  | PWR     | Power supply for differential outputs   |
|      |                        |         | Active low input for enabling DIF pair 0. This pin has an internal pull-down.     |
| 14   | vOE0#                  | IN      | 1 =disable outputs, 0 = enable outputs  |
| 15   | DIF0                   | OUT     | Differential true clock output  |
|      | DIF0#                  | OUT     | Differential Complementary clock output   |
|      |                        |         | Active low input for enabling DIF pair 1. This pin has an internal pull-down.     |
| 17   | vOE1#                  | IN      | 1 =disable outputs, 0 = enable outputs  |
| 18   | DIF1                   | OUT     | Differential true clock output  |
|      | DIF1#                  | OUT     | Differential Complementary clock output   |
| 20   | VDD1.5                 | PWR     | Power supply, nominally 1.5V  |
| 21   | VDDIO                  | PWR     | Power supply for differential outputs   |
| 22   | GND                    | GND     | Ground pin.   |
|      | DIF2                   | OUT     | Differential true clock output  |
|      | DIF2#                  | OUT     | Differential Complementary clock output   |
|      |                        |         | Active low input for enabling DIF pair 2. This pin has an internal pull-down.     |
| 25   | vOE2#                  | IN      | 1 =disable outputs, 0 = enable outputs  |
| 26   | DIF3                   | OUT     | Differential true clock output  |
| 27   | DIF3#                  | OUT     | Differential Complementary clock output   |
|      |                        | INI     | Active low input for enabling DIF pair 3. This pin has an internal pull-down.     |
| 28   | vOE3#                  | IN      | 1 =disable outputs, 0 = enable outputs  |
| 29   | GNDA                   | GND     | Ground pin for the PLL core.  |
| 30   | VDDA1.5                | PWR     | 1.5V power for the PLL core.  |
| 31   | VDDIO                  | PWR     | Power supply for differential outputs   |
| 32   | DIF4                   | OUT     | Differential true clock output  |
| 33   | DIF4#                  | OUT     | Differential Complementary clock output   |
| 34   | vOE4#                  | IN      | Active low input for enabling DIF pair 4. This pin has an internal pull-down.     |
| J4   | VOE4#                  | IIN     | 1 =disable outputs, 0 = enable outputs  |
| 35   | DIF5                   | OUT     | Differential true clock output  |
| 36   | DIF5#                  | OUT     | Differential Complementary clock output   |
| 27   | VOE5#                  | INI     | Active low input for enabling DIF pair 5. This pin has an internal pull-down.     |
| 37   | vOE5#                  | IN      | 1 =disable outputs, 0 = enable outputs  |
| 38   | VDD1.5                 | PWR     | Power supply, nominally 1.5V  |
| 39   | VDDIO                  | PWR     | Power supply for differential outputs   |
| 40   | GND                    | GND     | Ground pin.   |


# Pin Descriptions (cont.)

| PIN# | PIN NAME     | TYPE | DESCRIPTION   |
|------|--------------|------|---|
| 41   | DIF6         | OUT  | Differential true clock output  |
| 42   | DIF6#        | OUT  | Differential Complementary clock output   |
| 43   | vOE6#        | IN   | Active low input for enabling DIF pair 6. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs   |
| 44   | DIF7         | OUT  | Differential true clock output  |
| 45   | DIF7#        | OUT  | Differential Complementary clock output   |
| 46   | vOE7#        | IN   | Active low input for enabling DIF pair 7. This pin has an internal pull-down.  1 =disable outputs, 0 = enable outputs   |
| 47   | VDDIO        | PWR  | Power supply for differential outputs   |
| 48   | ^CKPWRGD_PD# | IN   | Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal pull-up resistor. |
| 49   | EPAD         | GND  | Connect ePAD to ground.   |

## **Test Loads**



# **Driving LVDS**



**Driving LVDS inputs** 

| Diliving EVDO imp |                                |                  |      |
|-------------------|--------------------------------|------------------|------|
|                   | `                              |                  |      |
|                   | Receiver has Receiver does not |                  |      |
| Component         | termination                    | have termination | Note |
| R7a, R7b          | 10K ohm                        | 140 ohm          |      |
| R8a, R8b          | 5.6K ohm                       | 75 ohm           |      |
| Cc                | 0.1 uF                         | 0.1 uF           |      |
| Vcm               | 1.2 volts                      | 1.2 volts        |      |

# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9DBU0841. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER                 | SYMBOL      | CONDITIONS                | MIN  | TYP | MAX                  | UNITS | NOTES |
|---------------------------|-------------|---------------------------|------|-----|----------------------|-------|-------|
| Supply Voltage            | VDDx        |                           | -0.5 |     | 2                    | ٧     | 1,2   |
| Input Voltage             | $V_{IN}$    |                           | -0.5 |     | V <sub>DD</sub> +0.5 | ٧     | 1,3   |
| Input High Voltage, SMBus | $V_{IHSMB}$ | SMBus clock and data pins |      |     | 3.3                  | V     | 1     |
| Storage Temperature       | Ts          |                           | -65  |     | 150                  | °C    | 1     |
| Junction Temperature      | Tj          |                           |      |     | 125                  | °C    | 1     |
| Input ESD protection      | ESD prot    | Human Body Model          | 2000 |     | ·                    | V     | 1     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-Clock Input Parameters**

TA = T<sub>AMB</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| ··· AIVID,                            |                  | , ,                                    |     |     |      |       |       |
|---------------------------------------|------------------|--|-----|-----|------|-------|-------|
| PARAMETER                             | SYMBOL           | CONDITIONS                             | MIN | TYP | MAX  | UNITS | NOTES |
| Input Common Mode<br>Voltage - DIF_IN | $V_{COM}$        | Common Mode Input Voltage              | 200 |     | 725  | mV    | 1     |
| Input Swing - DIF_IN                  | $V_{SWING}$      | Differential value                     | 300 |     | 1450 | mV    | 1     |
| Input Slew Rate - DIF_IN              | dv/dt            | Measured differentially                | 0.4 |     | 8    | V/ns  | 1,2   |
| Input Leakage Current                 | I <sub>IN</sub>  | $V_{IN} = V_{DD}$ , $V_{IN} = GND$     | -5  |     | 5    | uA    |       |
| Input Duty Cycle                      | d <sub>tin</sub> | Measurement from differential wavefrom | 45  | 50  | 55   | %     | 1     |
| Input Jitter - Cycle to Cycle         | $J_{DIFIn}$      | Differential Measurement               | 0   |     | 150  | ps    | 1     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>3</sup> Not to exceed 2.0V.

<sup>&</sup>lt;sup>2</sup> Slew rate measured through +/-75mV window centered around differential zero

# Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| · · · · AMD,                 | p 01 1101111aii 0      | poration conditions, coo root Loads for Loading Con               | 5.11.51.15           |          |                      |        |          |
|------------------------------|------------------------|---|----------------------|----------|----------------------|--------|----------|
| PARAMETER                    | SYMBOL                 | CONDITIONS  | MIN                  | TYP      | MAX                  | UNITS  | NOTES    |
| Supply Voltage               | VDDx                   | Supply voltage for core and analog                                | 1.425                | 1.5      | 1.575                | V      |          |
| Output Supply Voltage        | VDDIO                  | Supply voltage for Low Power HCSL Outputs                         | 0.95                 | 1.05-1.5 | 1.575                | V      |          |
| Ambient Operating            | т                      | Commmercial range   | 0                    | 25       | 70                   | °C     | 1        |
| Temperature                  | $T_{AMB}$              | Industrial range  | -40                  | 25       | 85                   | °C     | 1        |
| Input High Voltage           | $V_{IH}$               | Single-ended inputs, except SMBus                                 | 0.75 V <sub>DD</sub> |          | $V_{DD} + 0.3$       | V      |          |
| Input Mid Voltage            | $V_{IM}$               | Single-ended tri-level inputs ('_tri' suffix)                     | 0.4 V <sub>DD</sub>  |          | 0.6 V <sub>DD</sub>  | V      |          |
| Input Low Voltage            | $V_{IL}$               | Single-ended inputs, except SMBus                                 | -0.3                 |          | 0.25 V <sub>DD</sub> | V      |          |
| -                            | I <sub>IN</sub>        | Single-ended inputs, V <sub>IN</sub> = GND, V <sub>IN</sub> = VDD | -5                   |          | 5                    | uA     |          |
| 110                          |                        | Single-ended inputs   |                      |          |                      |        |          |
| Input Current                | I <sub>INP</sub>       | $V_{IN} = 0 \text{ V}$ ; Inputs with internal pull-up resistors   | -200                 |          | 200                  | uA     |          |
|                              |                        | $V_{IN} = VDD$ ; Inputs with internal pull-down resistors         |                      |          |                      |        |          |
| Lancet English and           | F <sub>ibyp</sub>      | Bypass mode   | 1                    |          | 167                  | MHz    | 2        |
| Input Frequency              | F <sub>ipII</sub>      | 100MHz PLL mode   | 20                   | 100.00   | 110                  | MHz    | 2        |
| Pin Inductance               | L <sub>pin</sub>       |   |                      |          | 7                    | nH     | 1        |
|                              | C <sub>IN</sub>        | Logic Inputs, except DIF_IN                                       | 1.5                  |          | 5                    | pF     | 1        |
| Capacitance                  | C <sub>INDIF_IN</sub>  | DIF IN differential clock inputs                                  | 1.5                  |          | 2.7                  | pF     | 1,5      |
| ·                            | C <sub>OUT</sub>       | Output pin capacitance  |                      |          | 6                    | pF     | 1        |
| 011 01 1 111 11              |                        | From V <sub>DD</sub> Power-Up and after input clock               |                      |          |                      |        | 1        |
| Clk Stabilization            | $T_{STAB}$             | stabilization or de-assertion of PD# to 1st clock                 |                      |          | 1                    | ms     | 1,2      |
| Input SS Modulation          | £                      | Allowable Frequency for PCIe Applications                         | 20                   |          | 00                   | 1/11=  |          |
| Frequency PCIe               | f <sub>MODINPCIe</sub> | (Triangular Modulation)   | 30                   |          | 33                   | kHz    |          |
| Input SS Modulation          | f <sub>MODIN</sub>     | Allowable Frequency for non-PCIe Applications                     | 0                    |          | 66                   | kHz    |          |
| Frequency non-PCIe           | MODIN                  | (Triangular Modulation)   |                      |          | 00                   | KIIZ   |          |
| OE# Latency                  | t <sub>LATOE#</sub>    | DIF start after OE# assertion                                     | 1                    |          | 3                    | clocks | 1,3      |
|                              | -LATOL#                | DIF stop after OE# deassertion                                    |                      |          |                      |        | -,-      |
| Tdrive_PD#                   | t <sub>DRVPD</sub>     | DIF output enable after   |                      |          | 300                  | us     | 1,3      |
| Tfoll                        |                        | PD# de-assertion  |                      |          | -                    |        |          |
| Tfall                        | t <sub>F</sub>         | Fall time of single-ended control inputs                          |                      |          | 5<br>5               | ns     | 2        |
| Trise                        | t <sub>R</sub>         | Rise time of single-ended control inputs                          |                      |          |                      | ns     | 2        |
| SMBus Input Low Voltage      | V <sub>ILSMB</sub>     | V 0.0V  | 0.4                  |          | 0.6                  | V      |          |
| SMBus Input High Voltage     | V <sub>IHSMB</sub>     | $V_{DDSMB} = 3.3V$ , see note 4 for $V_{DDSMB} < 3.3V$            | 2.1                  |          | 3.3                  | V      | 4        |
| SMBus Output Low Voltage     | V <sub>OLSMB</sub>     | @ I <sub>PULLUP</sub>   |                      |          | 0.4                  | ٧      |          |
| SMBus Sink Current           | I <sub>PULLUP</sub>    | @ V <sub>OL</sub>   | 4                    |          | 0.0                  | mA     |          |
| Nominal Bus Voltage          | V <sub>DDSMB</sub>     | Bus Voltage   | 1.425                |          | 3.3                  | V      | <u> </u> |
| SCLK/SDATA Rise Time         | t <sub>RSMB</sub>      | (Max VIL - 0.15) to (Min VIH + 0.15)                              |                      |          | 1000                 | ns     | 1        |
| SCLK/SDATA Fall Time         | t <sub>FSMB</sub>      | (Min VIH + 0.15) to (Max VIL - 0.15)                              |                      |          | 300                  | ns     | 1        |
| SMBus Operating<br>Frequency | f <sub>MAXSMB</sub>    | Maximum SMBus operating frequency                                 |                      |          | 400                  | kHz    | 6        |
| 1                            |                        |   |                      |          |                      |        |          |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

 $<sup>^4</sup>$  For  $V_{\text{DDSMB}} < 3.3 V, \ V_{\text{IHSMB}} >= 0.8 x V_{\text{DDSMB}}$ 

<sup>&</sup>lt;sup>5</sup>DIF\_IN input

<sup>&</sup>lt;sup>6</sup>The differential input clock must be running for the SMBus to be active

# **Electrical Characteristics-DIF Low-Power HCSL Outputs**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETERSYMBOLCONDITIONSMINTYPMAXUNITSNOTESSlew ratedV/dtScope averaging on, fast setting12.43.5V/ns1,2,3dV/dtScope averaging on, slow setting0.71.72.5V/ns1,2,3Slew rate matchingΔdV/dtSlew rate matching, Scope averaging on920%1,2,4Voltage HighV <sub>HIGH</sub> Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging on)6307508507Voltage LowV <sub>LOW</sub> averaging on)-150261507  |                        |            | · · · · · · · · · · · · · · · · · · ·    |      |      |      |        |       |
|---|------------------------|------------|--|------|------|------|--------|-------|
| Slew rate dV/dt Scope averaging on, slow setting 0.7 1.7 2.5 V/ns 1,2,3  Slew rate matching \( \text{DdV/dt} \) Slew rate matching, Scope averaging on 9 20 % 1,2,4  Voltage High \( V_{HIGH} \) Statistical measurement on single-ended signal using oscilloscope math function. (Scope veraging on) -150 26 150 7  Max Voltage Vmax Measurement on single ended signal using 763 1150 7   | PARAMETER              | SYMBOL     | CONDITIONS                               | MIN  | TYP  | MAX  | UNITS  | NOTES |
| Slew rate matching  | Slow rata              | dV/dt      | Scope averaging on, fast setting         | 1    | 2.4  | 3.5  | V/ns   | 1,2,3 |
| Voltage High  Voltage Low  Vmax  Measurement on single-ended signal using averaging on)  7  Max Voltage  Vmax  Measurement on single ended signal using 763 1150  7   | Siew rate              | dV/dt      | Scope averaging on, slow setting         | 0.7  | 1.7  | 2.5  | V/ns   | 1,2,3 |
| Voltage Low V <sub>LOW</sub> using oscilloscope math function. (Scope averaging on) -150 26 150 7  Max Voltage Vmax Measurement on single ended signal using 763 1150 7   | Slew rate matching     | ∆dV/dt     | Slew rate matching, Scope averaging on   |      | 9    | 20   | %      | 1,2,4 |
| Voltage Low     V <sub>LOW</sub> averaging on)     -150     26     150     7       Max Voltage     Vmax     Measurement on single ended signal using     763     1150     7   | Voltage High           | $V_{HIGH}$ |  | 630  | 750  | 850  | m\/    | 7     |
| Max Voltage Vmax Measurement on single ended signal using 763 1150 7  | Voltage Low            | $V_{LOW}$  |  | -150 | 26   | 150  | 1117   | 7     |
| max remage   rmax   modes and might end of the might end | Max Voltage            | Vmax       | Measurement on single ended signal using |      | 763  | 1150 | mV     | 7     |
| Min Voltage Vmin absolute value. (Scope averaging off) -300   22   7  | Min Voltage            | Vmin       | absolute value. (Scope averaging off)    | -300 | 22   |      | ] '''V | 7     |
| VswingVswingScope averaging off3001448mV1,2   | Vswing                 | Vswing     | Scope averaging off                      | 300  | 1448 |      | mV     | 1,2   |
| Crossing Voltage (abs) Vcross_abs Scope averaging off 250 390 550 mV 1,5  | Crossing Voltage (abs) | Vcross_abs | Scope averaging off                      | 250  | 390  | 550  | mV     | 1,5   |
| Crossing Voltage (var) Δ-Vcross Scope averaging off 11 140 mV 1,6   | Crossing Voltage (var) | ∆-Vcross   | Scope averaging off                      |      | 11   | 140  | mV     | 1,6   |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-Current Consumption**

TA = T<sub>AMB</sub>, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| PARAMETER                | SYMBOL              | CONDITIONS                        | MIN | TYP   | MAX  | UNITS | NOTES |
|--------------------------|---------------------|-----------------------------------|-----|-------|------|-------|-------|
| Operating Supply Current | I <sub>DDA</sub>    | VDDA+VDDR, PLL Mode, @100MHz      |     | 11    | 15   | mA    |       |
|                          | I <sub>DD</sub>     | VDD, All outputs active @100MHz   |     | 6     | 9    | mA    |       |
|                          | I <sub>DDIO</sub>   | VDDIO, All outputs active @100MHz |     | 28    | 35   | mA    |       |
| Powerdown Current        | I <sub>DDAPD</sub>  | VDDA+VDDR, CKPWRGD_PD#=0          |     | 0.5   | 1    | mA    | 2     |
|                          | I <sub>DDPD</sub>   | VDDx, CKPWRGD_PD#=0               |     | 0.6   | 1    | mA    | 2     |
|                          | I <sub>DDIOPD</sub> | VDDIO, CKPWRGD_PD#=0              |     | 0.003 | 0.01 | mA    | 2     |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

<sup>&</sup>lt;sup>7</sup> At default SMBus settings.

<sup>&</sup>lt;sup>2</sup> Input clock stopped.

## Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characteristics

TA = T<sub>AMB</sub> Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

| THE PAINTS, CAPPED TOTAL | p = 1.101111aii       | poration conditions; God root Loads for Loading t |   |      |  |       |       |
|--------------------------|-----------------------|---|---|------|--|-------|-------|
| PARAMETER                | SYMBOL                | CONDITIONS  | MIN   | TYP  | MAX  | UNITS | NOTES |
| PLL Bandwidth            | BW                    | -3dB point in High BW Mode (100MHz)               | 2.3   | 3.6  | 4.7  | MHz   | 1,5   |
| PLL Balldwidth           | DVV                   | -3dB point in Low BW Mode (100MHz)                | tin High BW Mode (100MHz)       2.3       3.6       4.7       MHz         tin Low BW Mode (100MHz)       1       1.6       2.5       MHz         lass band Gain (100MHz)       1.3       2.5       dB         ed differentially, PLL Mode       45       50       55       %         differentially, Bypass Mode       -1       -0.6       0       %         lass Mode, V <sub>T</sub> = 50%       3400       4301       5200       ps         LL Mode V <sub>T</sub> = 50%       0       50       150       ps         V <sub>T</sub> = 50%       37       75       ps         PLL mode       24       50       ps | 1,5  |  |       |       |
| PLL Jitter Peaking       | t <sub>JPEAK</sub>    | Peak Pass band Gain (100MHz)                      |   | 1.3  | 2.5  | dB    | 1     |
| Duty Cycle               | t <sub>DC</sub>       | Measured differentially, PLL Mode                 | 45  | 50   | 55   | %     | 1     |
| Duty Cycle Distortion    | t <sub>DCD</sub>      | Measured differentially, Bypass Mode              | -1  | -0.6 | 0  | %     | 1,3   |
| Skew, Input to Output    | t <sub>pdBYP</sub>    | Bypass Mode, $V_T = 50\%$                         | 3400  | 4301 | 5200   | ps    | 1     |
| Skew, Input to Output    | t <sub>pdPLL</sub>    | PLL Mode $V_T = 50\%$                             | 0   | 50   | 4.7 MHz 2.5 MHz 2.5 dB 55 % 0 % 5200 ps 150 ps 75 ps | 1,4   |       |
| Skew, Output to Output   | t <sub>sk3</sub>      | V <sub>T</sub> = 50%                              |   | 37   | 75   | ps    | 1,4   |
| Jitter, Cycle to cycle   | +.                    | PLL mode  |   | 24   | 50   | ps    | 1,2   |
| Jitter, Cycle to cycle   | t <sub>jcyc-cyc</sub> | Additive Jitter in Bypass Mode                    |   | 0.1  | 10   | ps    | 1,2   |

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics-Phase Jitter Parameters**

TA = T<sub>AMB</sub>. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

|   |   |  |     |     |     | INDUSTRY |             |               |
|---|---|--|-----|-----|-----|----------|-------------|---------------|
| PARAMETER   | SYMBOL  | CONDITIONS   | MIN | TYP | MAX | LIMIT    | UNITS       | Notes         |
|   | t <sub>iphPCleG1</sub>  | PCIe Gen 1   |     | 30  | 58  | 86       | ps (p-p)    | 1,2,3,5       |
| PARAMETER  Phase Jitter, PLL Mode  Additive Phase Jitter, Bypass Mode |   | PCIe Gen 2 Lo Band<br>10kHz < f < 1.5MHz             |     | 0.9 | 1.4 | 3        | ps<br>(rms) | 1,2,3,5       |
| Phase litter PLL Mode   | <sup>l</sup> jphPCleG2  | PCIe Gen 2 High Band<br>1.5MHz < f < Nyquist (50MHz) |     | 2.1 | 2.6 | 3.1      | ps<br>(rms) | 1,2,3,5       |
| Trides sitter, i EE wede  | PARAMETER   SYMBOL   CONDITIONS   MIN   TYP   MAX   LIMIT   UNITS | 1,2,3,5  |     |     |     |          |             |               |
|   | 1"  | , , , , , ,  |     | 0.5 | 0.6 | 0.7      |             | 1,2,3,5       |
|   | t <sub>jphPCleG1</sub>  | PCle Gen 1   |     | 0.1 | 5   | N/A      | ps (p-p)    | 1,2,3,5       |
|   |   |  |     | 0.1 | 0.5 | N/A      | ' '         | 1,2,3,4,<br>5 |
|   | ljphPCleG2  | ŭ  |     | 0.1 | 0.7 | N/A      |             | 1,2,3,4       |
|   | t <sub>jphPCleG3</sub>  |  |     | 0.2 | 0.3 | N/A      |             | 1,2,3,4       |
| Буразз імоче  | t <sub>jph125M0</sub>   | · · · · · · · · · · · · · · · · · · ·                |     | 200 | 250 | N/A      |             | 1,6           |
|   | t <sub>jph125M1</sub>   | , , , , , , , , , , , , , , , , , , ,                |     | 313 | 350 | N/A      |             | 1,6           |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>4</sup> All outputs at default slew rate

<sup>&</sup>lt;sup>5</sup> The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs


<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

<sup>&</sup>lt;sup>5</sup> Driven by 9FGU0831 or equivalent

<sup>&</sup>lt;sup>6</sup> Rohde&Schartz SMA100

## Additive Phase Jitter Plot: 125M (12kHz to 20MHz)



#### **General SMBus Serial Interface Information**

#### **How to Write**

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

|           | Index Bl       | ock '             | Write Operation      |
|-----------|----------------|-------------------|----------------------|
| Controll  | er (Host)      |                   | IDT (Slave/Receiver) |
| Т         | starT bit      |                   |                      |
| Slave A   | Address        |                   |                      |
| WR        | WRite          |                   |                      |
|           |                |                   | ACK                  |
| Beginning | Byte = N       |                   |                      |
|           |                |                   | ACK                  |
| Data Byte | Count = X      |                   |                      |
|           |                |                   | ACK                  |
| Beginnin  | g Byte N       |                   |                      |
|           |                |                   | ACK                  |
| 0         |                | $\rceil_{\times}$ |                      |
| 0         |                | X Byte            | 0                    |
| 0         |                | <u>6</u>          | 0                    |
|           |                |                   | 0                    |
| Byte N    | Byte N + X - 1 |                   |                      |
|           |                |                   | ACK                  |
| Р         | stoP bit       |                   |                      |

Note: SMBus Address is Latched on SADR pin.

#### **How to Read**

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

|      | Index Block F   | Read O | peration             |
|------|-----------------|--------|----------------------|
| Cor  | ntroller (Host) |        | IDT (Slave/Receiver) |
| Т    | starT bit       |        |                      |
| SI   | ave Address     |        |                      |
| WR   | WRite           |        |                      |
|      |                 |        | ACK                  |
| Begi | nning Byte = N  |        |                      |
|      |                 |        | ACK                  |
| RT   | Repeat starT    |        |                      |
| SI   | ave Address     |        |                      |
| RD   | ReaD            |        |                      |
|      |                 |        | ACK                  |
|      |                 |        |                      |
|      |                 |        | Data Byte Count=X    |
|      | ACK             |        |                      |
|      |                 |        | Beginning Byte N     |
|      | ACK             |        |                      |
|      |                 | ē      | 0                    |
|      | 0               | X Byte | 0                    |
|      | 0               | ×      | 0                    |
|      | 0               |        |                      |
|      |                 |        | Byte N + X - 1       |
| N    | Not acknowledge |        |                      |
| Р    | stoP bit        |        |                      |

#### SMBus Table: Output Enable Register <sup>1</sup>

| Byte 0 | Name    | Control Function | Type | 0       | 1       | Default |
|--------|---------|------------------|------|---------|---------|---------|
| Bit 7  | DIF OE7 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 6  | DIF OE6 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 5  | DIF OE5 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 4  | DIF OE4 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 3  | DIF OE3 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 2  | DIF OE2 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 1  | DIF OE1 | Output Enable    | RW   | Low/Low | Enabled | 1       |
| Bit 0  | DIF OE0 | Output Enable    | RW   | Low/Low | Enabled | 1       |

<sup>1.</sup> A low on these bits will overide the OE# pin and force the differential output Low/Low

#### SMBus Table: PLL Operating Mode and Output Amplitude Control Register

| Byte 1 | Name  | Control Function                | Type            | 0 1                          |                   | Default |
|--------|---|---------------------------------|-----------------|------------------------------|-------------------|---------|
| Bit 7  | PLLMODERB1  | PLL Mode Readback Bit 1         | R               | See PLL Operating Mode Table |                   | Latch   |
| Bit 6  | PLLMODERB0  | PLL Mode Readback Bit 0         | R               | Oce i LL Opera               | Latch             |         |
| Bit 5  | Bit 5 PLLMODE SWCNTRL Enable SW control of PLL Mode |                                 | RW              | Values in B1[7:6]            | Values in B1[4:3] | 0       |
| ום     | T LEWIODE_OW ONTIKE                                 | Enable 677 control of 1 EE Wode | 1 ( 0 0         | set PLL Mode                 | set PLL Mode      | U       |
| Bit 4  | PLLMODE1  | PLL Mode Control Bit 1          | RW <sup>1</sup> | See PLL Operating Mode Table |                   | 0       |
| Bit 3  | PLLMODE0  | PLL Mode Control Bit 0          | RW <sup>1</sup> | Oce i LL Opera               | ing wode rable    | 0       |
| Bit 2  |   | Reserved                        |                 |                              |                   | 1       |
| Bit 1  | AMPLITUDE 1   | Controls Output Amplitude       | RW              | 00 = 0.55V                   | 01= 0.65V         | 1       |
| Bit 0  | AMPLITUDE 0   | Controls Output Amplitude       | RW              | 10 = 0.7V                    | 11 = 0.8V         | 0       |

<sup>1.</sup> B1[5] must be set to a 1 for these bits to have any effect on the part.

#### SMBus Table: DIF Slew Rate Control Register

| Byte 2 | Name             | Control Function         | Type | 0            | 1            | Default |
|--------|------------------|--------------------------|------|--------------|--------------|---------|
| Bit 7  | SLEWRATESEL DIF7 | Adjust Slew Rate of DIF7 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 6  | SLEWRATESEL DIF6 | Adjust Slew Rate of DIF6 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 5  | SLEWRATESEL DIF5 | Adjust Slew Rate of DIF5 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 4  | SLEWRATESEL DIF4 | Adjust Slew Rate of DIF4 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 3  | SLEWRATESEL DIF3 | Adjust Slew Rate of DIF3 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 2  | SLEWRATESEL DIF2 | Adjust Slew Rate of DIF2 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 1  | SLEWRATESEL DIF1 | Adjust Slew Rate of DIF1 | RW   | Slow Setting | Fast Setting | 1       |
| Bit 0  | SLEWRATESEL DIF0 | Adjust Slew Rate of DIF0 | RW   | Slow Setting | Fast Setting | 1       |

Note: See "Low-Power HCSL Outputs" table for slew rates.

#### **SMBus Table: Frequency Select Control Register**

| Byte 3 | Name           | Control Function       | Туре | 0            | 1            | Default |  |
|--------|----------------|------------------------|------|--------------|--------------|---------|--|
| Bit 7  |                | Reserved               |      |              |              |         |  |
| Bit 6  |                | Reserved               |      |              |              |         |  |
| Bit 5  |                | Reserved               |      |              |              | 0       |  |
| Bit 4  |                | Reserved               |      |              |              | 0       |  |
| Bit 3  |                | Reserved               |      |              |              | 0       |  |
| Bit 2  |                | Reserved               |      |              |              | 1       |  |
| Bit 1  | Reserved       |                        |      |              |              | 1       |  |
| Bit 0  | SLEWRATESEL FB | Adjust Slew Rate of FB | RW   | Slow Setting | Fast Setting | 1       |  |

Byte 4 is Reserved and reads back 'hFF

## SMBus Table: Revision and Vendor ID Register

| Byte 5 | Name | Control Function | Туре | 0          | 1      | Default |
|--------|------|------------------|------|------------|--------|---------|
| Bit 7  | RID3 |                  | R    |            | 0      |         |
| Bit 6  | RID2 | Revision ID      | R    | A rev =    | - 0000 | 0       |
| Bit 5  | RID1 | LIGNOUTID        | R    | A 16V -    | 0      |         |
| Bit 4  | RID0 |                  | R    |            | 0      |         |
| Bit 3  | VID3 |                  | R    |            |        | 0       |
| Bit 2  | VID2 | VENDOR ID        | R    | 0001 = IDT |        | 0       |
| Bit 1  | VID1 | VENDOR ID        | R    |            |        | 0       |
| Bit 0  | VID0 |                  | R    |            |        | 1       |

#### SMBus Table: Device Type/Device ID

| Byte 6 | Name         | Control Function | Туре | 0                       | 1                          | Default |
|--------|--------------|------------------|------|-------------------------|----------------------------|---------|
| Bit 7  | Device Type1 | Device Type      | R    | 00 = FGx, 01 =          | DBx ZDB/FOB,               | 0       |
| Bit 6  | Device Type0 | Device Type      | R    | 10 = DMx, 11= DBx FOB   |                            | 1       |
| Bit 5  | Device ID5   |                  | R    |                         |                            | 0       |
| Bit 4  | Device ID4   |                  | R    |                         |                            | 0       |
| Bit 3  | Device ID3   | Device ID        | R    | 001000 binary or 08 hex |                            | 1       |
| Bit 2  | Device ID2   | Device ib        | R    | 00 1000 billa           | 00 1000 billary of 00 flex |         |
| Bit 1  | Device ID1   |                  | R    |                         |                            | 0       |
| Bit 0  | Device ID0   |                  | R    |                         |                            | 0       |

## SMBus Table: Byte Count Register

| Byte 7 | Name     | Control Function       | Type | 0                      | 1                     | Default |  |
|--------|----------|------------------------|------|------------------------|-----------------------|---------|--|
| Bit 7  | Reserved |                        |      |                        |                       |         |  |
| Bit 6  |          | Reserved               |      |                        |                       |         |  |
| Bit 5  | Reserved |                        |      |                        |                       |         |  |
| Bit 4  | BC4      |                        | RW   |                        |                       | 0       |  |
| Bit 3  | BC3      |                        | RW   | Writing to this regist | er will configure how | 1       |  |
| Bit 2  | BC2      | Byte Count Programming | RW   | many bytes will be r   | ead back, default is  | 0       |  |
| Bit 1  | BC1      |                        | RW   | = 8 b                  | ytes.                 | 0       |  |
| Bit 0  | BC0      |                        | RW   |                        |                       | 0       |  |

## **Marking Diagrams**





#### Notes:


- 1. "LOT" is the lot sequence number.
- 2. "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "L" denotes RoHS compliant package.
- 6. "I" denotes industrial temperature range device.

## **Thermal Characteristics**


| PARAMETER          | SYMBOL               | CONDITIONS                      | PKG         | TYP<br>VALUE | UNITS | NOTES |
|--------------------|----------------------|---------------------------------|-------------|--------------|-------|-------|
|                    | $\theta_{JC}$        | Junction to Case                |             | 33           | °C/W  | 1     |
|                    | $\theta_{Jb}$        | Junction to Base                |             | 2.1          | °C/W  | 1     |
| Thermal Resistance | $\theta_{JA0\theta}$ | Junction to Air, still air      | NDG48 37 30 |              | °C/W  | 1     |
| Theimai nesistance | $\theta_{JA1}$       | Junction to Air, 1 m/s air flow |             |              | °C/W  | 1     |
|                    | $\theta_{JA3}$       | Junction to Air, 3 m/s air flow |             | 27           | °C/W  | 1     |
|                    | $\theta_{JA5}$       | Junction to Air, 5 m/s air flow |             | 26           | °C/W  | 1     |

<sup>&</sup>lt;sup>1</sup>ePad soldered to board

## Package Outline and Package Dimensions (NDG48) - use EPAD Option 1



## Package Outline and Package Dimensions (NDG48) - use EPAD 4.2 mm SQ



# **Ordering Information**

| Part / Order Number | <b>Shipping Packaging</b> | Package       | Temperature   |
|---------------------|---------------------------|---------------|---------------|
| 9DBU0841AKLF        | Trays                     | 48-pin VFQFPN | 0 to +70° C   |
| 9DBU0841AKLFT       | Tape and Reel             | 48-pin VFQFPN | 0 to +70° C   |
| 9DBU0841AKILF       | Trays                     | 48-pin VFQFPN | -40 to +85° C |
| 9DBU0841AKILFT      | Tape and Reel             | 48-pin VFQFPN | -40 to +85° C |

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

# **Revision History**

| Rev. | Initiator | Issue Date | Description  | Page #  |
|------|-----------|------------|--|---------|
| А    | RDW       | 7/16/2014  | <ol> <li>Updated electrical tables with char data.</li> <li>Added an additive phase jitter plot.</li> <li>Added 12kHz to 20MHz additive phase jitter spec.</li> <li>Updated Amplitude control bit descriptions in Byte 1.</li> </ol> | Various |
| В    | RDW       | 9/19/2014  | Updated SMBus Input High/Low parameters conditions, MAX values, and footnotes.   | 6       |
| С    | RDW       | 4/17/2015  | Updated pin out and pin descriptions to show ePad on package connected to ground.     Minor updates to front page text for family consistency.     Updated Clock Input Parameters table to be consistent with PCIe Vswing parameter. | 1-6     |

<sup>&</sup>quot;A" is the device revision designator (will not correlate with the datasheet revision).

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/