

MOSFET - Dual, P-Channel, **POWERTRENCH®**

-20 V, -3.7 A, 72 m Ω

FDMA1023PZ

General Description

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.

Features

- Max $R_{DS(on)} = 72 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -3.7 \text{ A}$
- Max $R_{DS(on)} = 95 \text{ m}\Omega$ at $V_{GS} = -2.5 \text{ V}$, $I_D = -3.2 \text{ A}$
- Max $R_{DS(on)} = 130 \text{ m}\Omega$ at $V_{GS} = -1.8 \text{ V}$, $I_D = -2.0 \text{ A}$
- Max $R_{DS(on)} = 195 \text{ m}\Omega$ at $V_{GS} = -1.5 \text{ V}$, $I_D = -1.0 \text{ A}$
- Low Profile 0.8 mm Maximum In the New Package MicroFET 2x2 mm
- HBM ESD Protection Level > 2 kV (Note 3)
- Free from Halogenated Compounds and Antimony Oxides
- This Device is Pb-Free, Halide Free and is RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
V _{DS}	Drain to Source Voltage	-20	V
V _{GS}	Gate to Source Voltage	±8	V
I _D	Drain Current -Continuous (Note 1a) -Pulsed	-3.7 -6	А
P _D	Power Dissipation (Note 1a) (Note 1b)	1.5 0.7	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{DS}	R _{DS(on)} MAX	I _D MAX
-20 V	72 mΩ @ -4.5 V	–3.7 A
	95 mΩ @ -2.5 V	
	130 mΩ @ –1.8 V	
	195 mΩ @ –1.5 V	



WDFN6 2x2, 0.65P (MicroFET 2x2) CASE 511DA

MARKING DIAGRAM




&Z = Assembly Plant Code

&2 = 2-Digit Date Code

&K = 2-Digits Lot Run Traceability Code

023 = Device Code

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
FDMA1023PZ	WDFN6 (Pb-Free, Halide Free)	3000 / Tape & Reel

For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ heta JA}$	Thermal Resistance for Single Operation, Junction to Ambient (Note 1a)	86	°C/W
$R_{ heta JA}$	Thermal Resistance for Single Operation, Junction to Ambient (Note 1b)	173	
$R_{ heta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1c)	69	
$R_{\theta JA}$	Thermal Resistance for Dual Operation, Junction to Ambient (Note 1d)	151	

ELECTRICAL CHARACTERISTICS (T_{.J} = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-20	-	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$, referenced to 25°C	-	-11	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -16 V, V _{GS} = 0 V	-	_	-1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$	1	-	±10	μА
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$I_D = -250 \mu A, V_{GS} = V_{DS}$	-0.4	-0.7	-1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = -250 μA, referenced to 25°C	-	2.5	-	mV/°C
R _{DS(on)}	Static Drain to Source	$V_{GS} = -4.5 \text{ V}, I_D = -3.7 \text{ A}$	1	60	72	mΩ
On-Resistance	$V_{GS} = -2.5 \text{ V}, I_D = -3.2 \text{ A}$	1	75	95	1 !	
		$V_{GS} = -1.8 \text{ V}, I_D = -2.0 \text{ A}$	-	100	130	
		$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$	-	130	195	
		$V_{GS} = -4.5 \text{ V}, I_D = -3.7 \text{ A}, T_J = 125^{\circ}\text{C}$	-	81	91	
9FS	Forward Transconductance	$I_D = -3.7 \text{ A}, V_{DS} = -5 \text{ V}$	-	12	_	S
DYNAMIC C	CHARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	490	655	pF
C _{oss}	Output Capacitance	1	-	100	135	pF
C _{rss}	Reverse Transfer Capacitance		1	90	135	pF
SWITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A}$	-	9	18	ns
t _r	Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	-	12	22	ns
t _{d(off)}	Turn-Off Delay Time		-	64	103	ns
t _f	Fall Time	1	-	37	60	ns
Q _{g(TOT)}	Total Gate Charge	$V_{DD} = -10 \text{ V}, I_D = -3.7 \text{ A}, V_{GS} = -4.5 \text{ V}$	-	8.6	12	nC
Q_{gs}	Gate to Source Gate Charge	$V_{GS} = -4.5 \text{ V}$	-	0.7	_	nC
Q_{gd}	Gate to Drain "Miller" Charge		1	2.0	_	nC
SWITCHING	CHARACTERISTICS					
Is	Maximum Continuous Source-Drain Diode	Forward Current	-	_	-1.1	Α
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = -1.1 A (Note 2)	-	-0.8	-1.2	V
t _{rr}	Reverse Recovery Time	I _F = -3.7 A, di/dt = 100 A/μs	-	32	48	ns
Q_{rr}	Reverse Recovery Charge	† †	_	15	23	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

- 1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.
 - a. $R_{\theta JA} = 86^{\circ}\text{C/W}$ when mounted on a 1 in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB. For single operation. b. $R_{\theta JA} = 173^{\circ}\text{C/W}$ when mounted on a minimum pad of 2 oz copper. For single operation.

 - c. $R_{\theta JA} = 69^{\circ}\text{C/W}$ when mounted on a 1 in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB. For dual operation. d. $R_{\theta JA} = 151^{\circ}\text{C/W}$ when mounted on a minimum pad of 2 oz copper. For dual operation.



a. 86°C/W when mounted on a 1 in² pad of 2 oz copper.



b. 173°C/W when mounted on a minimum pad of 2 oz copper.



c. 69°C/W when mounted on a 1 in² pad of 2 oz copper.



d. 151°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise noted) (continued)





Figure 11. Transient Thermal Response Curve


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


MicroFET is trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


WDFN6 2x2, 0.65P CASE 511DA ISSUE O

DATE 31 JUL 2016









NOTES:

- A. CONFORM TO JADEC REGISTRATIONS MO-229, VARIATION VCCC, EXCEPT WHERE NOTED.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.

F. NON-JEDEC DUAL DAP

DOCUMENT NUMBER:	98AON13615G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN6 2X2, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales