

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

D2661, DECEMBER 1983 - REVISED OCTOBER 1991

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- 3-State Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

DEVICE	OUTPUT	LOGIC
'ALS646, 'AS646	3-State	True
'ALS648, 'AS648	3-State	Inverting

SN54ALS', SN54AS' ... JT PACKAGE SN74ALS', SN74AS' ... DW OR NT PACKAGE (TOP VIEW) CAB 1 SAB 172 23 CBA 22 SBA 21កី ច A1 🖂 A2 5 20 B1 A3 ∏6 19 🗍 B2 18 B3 A4 🗍 7 17 F B4 A5 □ 16 B B 5 A7 110 15 T B6 14 B7 A8 🗍 11

SNB4ALS', SNB4AS' . . . FK PACKAGE

13 🗍 B8

(TOP VIEW)

GND 712

	E S	SAB	S C	သ	CBA	SBA		
	4	3	بار 1 2	28	27	26		
A1] 5							25[\overline{G}
A2] 6							24₫	В1
A3 🕽 7							23[В2
NC D8							22 []	NC
A4 🕽 9							21[В3
A5]] 10)						20[В4
A6 🕽 11	ı						19[B 5
- 1	12	13 1	4 15	16	17	18	- 1	
_	7	8 6		ㅠ	7	<u>e</u> E	_	
	A7	8 8	Š	88	87	B6		

NC - No internal connection

description

These devices consist of bus transceiver circuits, with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable (\overline{G}) and direction (DIR) pins are provided to control the transceiver functions. In the


transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable \overline{G} is active (low). In the isolation mode (control \overline{G} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The -1 versions of the SN74ALS' parts are identical to the standard versions except that the recommended maximum IOL is increased to 48 milliamperes.


The SN54' familiy is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0°C to 70°C.





(21) G (1) (3) (23) (2) (22) DIR CAB CBA SAB SBA х х

REAL-TIME TRANSFER BUS B TO BUS A




(21) G X X H SBA x x х X STORAGE FROM A, B, OR A AND B

CAB CBA


SAB

DIR



(21) đ 131 (1) (23) (2) (22) DIR CAB CBA SAB н

REAL-TIME TRANSFER BUS A TO BUS B



(21) G (3) (1) (23) CBA SAB DIR CAB x HorL HorL X TRANSFER STORED DATA TO A OR B

FUNCTION TABLE


	INPUTS					DATA	A 1/O	OPERATION OR FUNCTION				
g	DIR	CAB	СВА	SAB	SBA	A1 THRU A8	B1 THRU B8	'ALS646, 'AS646	'ALS648, 'AS648			
Х	х	1	×	X.	×	Input	Unspecified †	Store A. B unspecified †	Store A, B unspecified 1			
х	х	×	†	X	×	Unspecified [†]	Input	Store B, A unspecified *	Store B. A unspecified *			
н	х	-	1	Х	X			Store A and B Data	Store A and B Data			
н	х	H or L	H or L	X	×	Input	Input	Isolation, hold storage	Isolation, hold storage			
	L	×	x	Х	L			Real-Time B Data to A Bus	Real-Time B Data to A But			
L	L	×	H or L	х	н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus			
Ť	н	×		L	_x			Real-Time A Data to B Bus	Real-Time A Data to B Bu			
ī	H	H or L	x	н	x	Input	Output	Stored A Data to B Bus	Store A Data to B Bus			

The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

functional block diagrams (positive logic)


'ALS646, 'AS646

'ALS648, 'AS648



Pin numbers shown are for DW, JT, and NT packages.

logic symbols†



 $^{\dagger} These$ symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



SN74ALS646, SN54ALS646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC			 	7 V
Input voltage: Control inputs			 	7 V
I/O ports			 	5.5 V
Operating free-air temperature range:	SN54ALS6	46	 	- 55°C to 125°C
	SN74ALS6	46	 	0°C to 70°C
Storage temperature range			 	-65°C to 150°C

recommended operating conditions

		SN54ALS646 SN74AL			74ALS	646	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.7			0.8	V	
ЮН	High-level output current			- 12			- 15	mA	
1	Low-level output current			12			24	mA	
OL	Low-level output current						48 [†]	ן יייר	
fclock	Clock frequency	0		35	٥		40	MHz	
tw	Pulse duration, clocks high or low	14.5			12.5			ns	
t _{su}	Setup time, A before CAB1 or B before CBA1	15			10			ns	
th	Hold time, A after CAB1 or 8 after CBA1	1			0			ns	
TA	Operating free-air temperature	- 55		125	0		70	°C	

 $^{^\}dagger The$ extended condition applies if VCC is maintained between 4.75 V and 5.25 V. The 48-mA limit applies for the SN74ALS646-1 only.

			CAUDITIONS	SN	54ALS	646	SP	74ALS	646		
PA	RAMETER	TEST CONDITIONS		MIN	TYP#	MAX	MIN	TYP1	MAX	UNIT	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			- 1.2	٧	
		V _{CC} = 4.5 V to 5.	VCC = 4.5 V to 5.5 V, IOH = -0.4 mA		V _{CC} -2			2			
	Ī	V _{CC} = 4.5 V, I _{OH} = -3 mA		2.4	3.2		2.4	3.2		l v	
VOH	ľ	V _{CC} = 4.5 V,	IOH = -12 mA	2			ऻ ¯			1 °	
	Ī	V _{CC} = 4.5 V,	IOH = -15 mA				2	-		1	
		V _{CC} = 4.5 V,	IOL = 12 mA		0.25	0.4		0.25	0.4		
VOL	V _{CC} = 4.5 V,		IOL ≈ 24 mA							v	
		(I _{OL} = 48 mA for	- 1 version)					0.35	0.5	l	
lt	Control inputs	V _{CC} = 5.5 V,	V ₁ = 7 V			0.1			0.1	mA	
4	A or B ports	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1			0.1	1 '''^	
In a	Control inputs	V _{CC} = 5.5 V,	V ₁ = 2.7 V			20			20	'nΑ	
liH	A or B ports	ACC = 2.2 A'	V; = 2.7 V			20			20	20 "^	
l	Control inputs	Vcc = 5.5 V,	V - 0.4 V			- 0.2	T		-0.2	mA	
llF	A or B ports§	ΛCC = a·a A·	VI = 0.4 V			-0.2			-0.2	11115	
lo¶		V _{CC} = 5.5 V,	V _O = 2.25 V	- 30		- 112	- 30		- 112	mA	
		•	Outputs high		47	76		47	76		
lcc		V _{CC} ≈ 5.5 V	Outputs low		55	88		55	88	mA	
			Outputs disabled		55	88		55	88	1	

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$ \$For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. §The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .



SN74ALS646, SN54ALS646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

'ALS646 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.6 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX					
			8N54/	8N54AL8646		L8646		
			MIN	MAX	MIN	MAX		
fmax			35		40		MHz	
tpLH	CBA or CAB	A or B	10	35	10	30	OS.	
[†] PHL	COA OF CAB	A 0/ B	5	20	5	17	,,,	
tPLH	A or B	B or A	5	22	5	20 ,	กร	
tpHL	7 7 6 6	- BUA	3	15	3	12		
tPLH .	SBA or SAB†	A or B	10	40	15	35	ns	
tPHL	(with A or B low)	AUID	5	23	5	20	100	
[†] PLH	SBA or SAB†	A or B	8	30	8	25	ns.	
^t PHL	(with A or B high)	A or B	5	24	6	20		
^t PZH	5	A or B	3	20	3	17	na.	
¹PZL	_ <u> </u>	A 01 B	5	22	5	20		
tPHZ	G	A or B	1	12	1	10	na	
†PLZ] "	A UI B	1	20	2	16		
¹PZH	DIR	A or B	5	38	8	30	ns	
tPZL		A 07 B	5	30	5	25		
†PHZ	DIR	A or B	1	12	_ 1	10	ns	
^t PLZ	7 " 1	~ Or 0	2	21	2	16		

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Figure 1.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range: SN54ALS64855°C	c to 125°C
SN74ALS648	'C to 70°C
Storage temperature range -65°C	` to 150°C

recommended operating conditions

		SN54ALS648 SN74ALS648			UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5,5	v
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.7			8.0	٧
ГОН	High-level output current			-12			-15	mΑ
loL	Low-level output current			12			24	mA
fclock	Clock frequency			35	0		40	MHz
tw	Pulse duration, clocks high or low	14.5			12.5			ns.
tsu	Setup time, A before CABt or B before CBAt	15			10			ns
th	Hold time, A after CAB) or B after CBA	0			0			ns
T _A	Operating free-air temperature	-55		125	0		70	•c

	242445752			SN!	54ALS	648	SN	74ALS	648	
_ '	PARAMETER	TEST CONDITIO	INS	MIN	TYP‡	MAX	MIN	TYP	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2			- 1.2	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	10H = -0.4 mA	V _{CC} - 2			vcc-	2		
Vacc		$V_{CC} = 4.5 \text{ V}, \qquad I_{QH} = -3 \text{ mA}$ $V_{CC} = 4.5 \text{ V}, \qquad I_{QH} = -12 \text{ mA}.$		2.4	3.2		2.4	3.2		l _v
∨он				2						ľ
		V _{CC} = 4.5 V,	IOH = -15 mA				2			L
		V _{CC} = 4.5 V,	IOL = 12 mA	12 mA 0.25 0.4		0.4		0.25	0.4	
VOL		V _{CC} = 4.5 V,	IOL = 24 mA							V
		(IOL = 48 mA for -1)				-0.35 0.5				
,	Control inputs	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
11	A or B ports	V _{CC} = 5.5 V,	V _I ≈ 5.5 V			Q.1			0.1	L'''^_
	Control inputs					20			20	
чн	A or B ports§	$V_{CC} = 5.5 V$	$V_1 = 2.7 V$			20	20		20	μA
	Control inputs					~0.2			0.2	
١L	A or B ports§	$V_{CC} = 5.5 V$	$V_{\parallel} = 0.4 \text{ V}$			~0.2			0.2	mA
lo [¶]		V _{CC} = 5.5 V,	VO = 2.25 V	- 30		-112	- 30		- 112	mA
			Outputs high		47	76		47	76	
lcc		$V_{CC} = 5.5 V$	Outputs low		57	88		57	88	mA
			Outputs disabled		57	88		57	88	1

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$ §For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. §The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}



SN74ALS648, SN54ALS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

'ALS648 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		UNIT			
			SN54/	ALS648	8N74A	L8648	
			MIN	MAX	MIN	MAX	
fmax			35		40		MHz
¹ PLH	CBA or CAB	A or B	8	39	8	33	ns
1PHL	CBA OF CAB	AUIB	5	23	5	20	11/2
tPLH	A or B	B or A	3	20	3	17	na
tPHL	7 ^ or b 1	BOLA	2	12	2	10	110
TPLH	SBA or SAB†	A or B	5	44	5	39	ns
^t PHL	(with A or B low)	A OF B	4	26	4	22	1 "*
tPLH .	SBA or SAB†	A or B	6	30	6	25	ns
[†] PHL	(with A or B high)	A or B	6	25	6	21	NB
tpzH	G		4	25	4	22	
tPZL	7 ⁶ [A or B	4	25	.4	22	ns ns
tpHZ		4 - 5	1	12	1	10	
tPLZ	- ਫ	A or B	2	21	2	15	ns
tPZH	1		4	35	4	27	
†PZL	DIR	A or B	3	25	3	19	ns
tpHZ			1	17	1	14	
tPLZ	DIR	A or B	2	22	2	15	ns

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Figure 1.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	. 7 V
Input voltage: Control inputs	. 7 V
1/0 ports	
Operating free-air temperature range: SN54AS646	125°C
SN74AS646, SN74AS6480°C to	70°C
Storage temperature range	EO.C

recommended operating conditions

			8	SN54A8646		SN74AS646			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	- 5	5.5	4.5	5	5.5	V
ViH	High-level input volta	ge	2			2			_ v
ViL	Low-level input volta	ge `			0.8			0.8	V
ЮН	High-level output cur	rent			- 12			- 15	mA
lOL	Low-level output curr	ent			32			48	mA
fclock	Clock frequency		0		75	0		90	MHz
		Clock high	6			5			
tw	Pulse duration	Clock low	7			6			ns
t _{BU}	Setup time, A before	CAB1 or B before CBA1	7			6			ns
th	Hold time, A after C/	AB1 or B after CBA1	0			0			ns
ŤA	Operating free-air ten	nperature	-55		125	0		70	°C

		TEST CONDITIONS		SN54A8646		8N74AS646					
•	PARAMETER	TEST CO	INDITIONS	MIN	TYP	MAX	MIN		MAX	UNIT	
VIK		V _{CC} = 4.5 V,	l _I ≈ −18 mA			-1.2			-1.2	٧	
		V _{CC} = 4.5 V to 5.	= 4.5 V to 5.5 V, IOH = -2 mA				VCC-2				
		$V_{CC} = 4.5 \text{ V},$	IOH = -3 mA	2.4	3.2		2.4	3.2			
VOH		V _{CC} = 4.5 V,	10H = -12 mA	- 12 mA 2					٠		
		V _{CC} = 4.5 V,	I _{OH} = -15 mA				2			V V V V V V V V V V V V V V V V V V V	
.,		V _{CC} = 4.5 V,	IOL = 32 mA		0.25	0.50				v	
VOL	OL Control inputs	V _{CC} = 4.5 V,	IOL = 48 mA				0.35	0.50			
$\overline{}$	Control inputs	V _{CC} = 5.5 V,	V ₁ = 7 V	T		0.1			0.1		
lj	A or B ports	V _{CC} = 5.5 V,	V _j = 5.5 V	Ι.		0.1			0.1	mA_	
1	Control inputs	Vcc = 5.5 V,	Vi = 2.7 V			20			20		
۱н	A or B ports‡	ACC = 2.2 A'	V) = 2.7 V			70			70	μA	
1	Control inputs	V _{CC} = 5.5 V,	V ₁ = 0.4 V			-0.5			-0.5		
İL	A or B ports §	ACC = 2.2 A'	VI = 0.4 V			-0.75	l		-0.75	mA	
105	T - [$V_{CC} = 5.5 V$,	V _O = 2.25 V	- 30		-112	- 30		- 112	mA	
		V _{CC} = 5.5 ∨	Outputs high		120	196		120	195		
Icc	'AS646		Outputs low		130	211		130	211	mA	
	1		Outputs disabled		130	211		130	211		



[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

[‡]For I/O ports, the parameters $I_{|H}$ and $I_{|L}$ include the off-state output current.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current. Ios.

SN74AS646, SN54AS646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

'AS646 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SNSA	VCC = 4.8 CL = 50 p R1 = 500 R2 = 500 TA = MIN	F. Q, Ω, to MAX	/, A\$646	UNIT
			MIN	MAX	MIN	MAX	
fmex			75		90		MHz
^t PLH	CBA or CAB	A or B	2	9.5	2	8.5	
[†] PHL			2	10	2	9	C.
^t PLH	A 9	B or A	2	11.5	2	9	na na
*PHL	A OF B	B or A	1	8	1	7	D.
tPLH_	A or B SBA or SAB†	A or B	2	13.5	2	11	ns
^t PHL	SEA OF SAG	A Ur B	2	11	2	9	118
^t PZH	5	A or B	2	11	2	9	ns
tPZL]	AUFB	3	15	3	14	118
^t PHZ	5	A or B	2	- 11	2	9	ns
¹ PLZ] "	AOFB	2	11	2	9	118
^t PZH	DIR	A or B	3	21	3	16	ns.
tPZL	DIK	7 6 8	3	24	3	18	
tPHZ	DIR	A or B	2	12	2	10	na
tPLZ]	7015	2	12	2	10	, 1.5

recommended operating conditions

	-			8N74A8648		
			MIN	NOM	MAX	
Vcc_	Supply voltage		4.5	5	5.5	٧
ViH	High-level input voltage		2			٧
V _{IL}	Low-level input voltage				0.8	v
I _{ОН}	High-level output current				-15	mA
loL	Low-level output current				48	mA
fclock	Clock frequency		0		90	MHz
_		Clock high	5			
t _w	Pulse duration	Clock low	6			ns
t _{su}	Setup time, A before CAB; or	B before CBAt	6			ns
^t h	Hold time, A after CAB1 or B at	fter CBA†	0			ns
TA	Operating free-air temperature	,	0		70	•c

	D. D. A. A. C. T. C. D.	TEST COMPLETIONS		1			
PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 4.5 V,	i _j = -18 mA			-1.2	V
		V _{CC} = 4.5 V to 5.5 V,	IOH = -2 mA	V _{CC} -2			
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.4	3.2		1
νон		V _{CC} = 4.5 V,	I _{OH} = -12 mA				٧
		V _{CC} * 4.5 V,	IOH = -15 mA	2			
		V _{CC} = 4.5 V,	I _{OL} = 32 mA				
VOL		V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.35	0.50	
	Control inputs	V _{CC} = 5.5 V,	V _I = 7 V			0.1	mA
li .	A or B ports	V _{CC} = 5.5 V,	V _I = 5.5 V			0.1	IIIA
h	Control inputs	V _{CC} = 5.5 V,	V ₁ = 2.7 V			20	
чн	A or B ports ‡	4 €C = 5.5 4 ,				70	μΑ
le.	Control inputs	V55V	V _I = 0.4 V			-0.5	mA
lμ	A or B ports §	V _{CC} = 5.5 V,	- V - 0.4 V			-0.75	
lo [§]		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
			Outputs high		110	185	
lcc		V _{CC} = 5.5 V	Outputs low		120	195	mA
			Outputs disabled		120	195	1

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	то (оитрит)	C _L = 50 pF, R1 = 500 Ω R2 = 500 Ω T _A = MIN 1	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX		C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX		C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX	
			MIN	MAX	L				
^f max			90		MHz				
tPLH .	CBA or CAB	A or B	2	8.5	ns				
tPHL.	CBA DI CAB	AUIB	2	9	113				
tPLH .	A or B	B or A	2	8					
tPHL	Aore	BOTA	1	7	ns				
1PLH	SBA or SAB [†]	A or B	2	11					
^t PHL	SHA OF SAB	Aorb	2	9	ns				
¹PZH	<u> </u>	A B	2	9					
tPZL	ប	A or B	3	15	ns				
t _{PHZ}			2	9					
1PLZ	G	A or B	2	9	ns				
^t PZH	S/D	A 0	3	16					
tPZL	DIR	A or B	3	18	_ ns				
¹PHZ	DIR	A or B	2	10	ns				
tPLZ	UIR	Adrb	2	10					

[†]These parameters are measured with the internal output state of the storage register opposite of that of the bus input. NOTE 1: Load circuit and voltage waveforms are shown in Figure 1.



PARAMETER MEASUREMENT INFORMATION



Notes: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z₀ = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.

C. Waveform 1 is for an output with internal conditions such that the otuput is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms