

LM3000 Dual Synchronous Emulated Current-Mode Controller

Check for Samples: [LM3000](#)

FEATURES

- V_{IN} Range FROM 3.3V to 18.5V
- Output Voltage From 0.6V to 80% of V_{IN}
- Remote Differential Output Voltage Sensing
- 1% Accuracy at FB Pin
- Interleaved Operation Reduces Input Capacitors
- Frequency Sync/Adjust From 200 kHz to 1.5 MHz
- Startup With Pre-Bias Load
- Independent Power Good, Enable, Soft-Start and Track
- Programmable Current Limit Without External Sense Resistor
- Hiccup Mode Short Circuit Protection

APPLICATIONS

- DC Power Distribution Systems
- Graphic Cards - GPU and Memory ICs
- FPGA, CPLD, and ASICs
- Embedded Processor
- 1.8V and 2.5V I/O Supplies
- Networking Equipment (Routers, Hubs)

DESCRIPTION

The LM3000 is a dual output synchronous buck controller which is designed to convert input voltages ranging from 3.3V to 18.5V down to output voltages as low as 0.6V. The two outputs switch at a constant programmable frequency of 200 kHz to 1.5 MHz, with the second output 180 degrees out of phase from the first to minimize the input filter requirements. The switching frequency can also be phase locked to an external frequency. A CLKOUT provides an external clock 90 degrees out of phase with the main clock so that a second chip can be run out of phase with the main chip. The emulated current-mode control utilizes bottom side FET sensing to provide fast transient response and current limit without the need for external current sense resistors or RC networks. Separate Enable, Soft-Start and Track pins allow each output to be controlled independently to provide maximum flexibility in designing system power sequencing.


The LM3000 has a full range of protection features which include input under-voltage lock-out (UVLO), power good (PGOOD) signals for each output, over-voltage crowbar and hiccup mode during short circuit events.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Simplified Application



Connection Diagram




Figure 1. Top View
32-Lead WQFN

PIN DESCRIPTIONS

Pin No.	Name	Description
1	VSW2	Switch node sense for channel 2.
2	PGND2	Power ground for channel 2 low-side drivers. ⁽¹⁾
3	LG2	Channel 2 low-side gate drive for external MOSFET.
4	VIN	Chip supply voltage, input to the VDD and VDR regulators. (3.3V to 18.5V)
5	VDR	Supply for low-side gate drivers.
6	LG1	Channel 1 low-side gate drive for external MOSFET.
7	PGND1	Power ground for channel 1 low-side drivers. ⁽¹⁾
8	VSW1	Switch node sense for channel 1.
9	ILIM1	Current limit setting input for channel 1.
10	HG1	Channel 1 high-side gate drive for external MOSFET.
11	VCB1	Boost voltage for channel 1 high-side driver.
12	VDD	Supply for control circuitry.
13	EA1_GND	Error amplifier ground sense for channel 1. ⁽¹⁾
14	FB1	Error amplifier input for channel 1.
15	COMP1	Error amplifier output for channel 1.
16	PGOOD1	Power good signal for channel 1 under-voltage and over-voltage.
17	FREQ/SYNC	Frequency set / synchronization input for internal PLL.
18	EN1	Channel 1 enable input. Used to set the emulated current slope for channel 1.
19	TRK1	Channel 1 track input.
20	SS1	Channel 1 soft-start.
21	TRK2	Channel 2 track input.
22	SS2	Channel 2 soft-start.
23	EN2	Channel 2 enable input. Used to set the emulated current slope for channel 2.
24	PGOOD2	Power good signal for channel 2 under-voltage and over-voltage.
25	COMP2	Error amplifier output for channel 2.
26	FB2	Error amplifier input for channel 2.
27	EA2_GND	Error amplifier ground sense for channel 2. ⁽¹⁾
28	CLKOUT	Output clock. CLKOUT is shifted 90 degrees from SYNC input.
29	SGND	Local signal ground.*
30	VCB2	Boost voltage for channel 2 high-side driver.
31	HG2	Channel 2 high-side gate drive for external MOSFET.
32	ILIM2	Current limit setting input for channel 2.
	DAP	Exposed die attach pad. Connect the DAP directly to SGND. ⁽¹⁾

- (1) The LM3000 offers true remote ground sensing to achieve very tight line and load regulation. For best layout practice, the EA1_GND, and EA2_GND should be tied to the ground end of the output capacitor (or output terminal) for V_{OUT1} and V_{OUT2} respectively. Inside the LM3000, the two power ground nodes PGND1 and PGND2 are physically isolated from each other and also isolated from the internal signal ground SGND. In order to achieve the best cross-channel noise rejection, it is advised to keep these three grounds isolated from each other for the most part in the board layout and only tie them together at the ground terminals.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

VIN to SGND, PGND		-0.3V to 20V
VSW1, VSW2 to SGND, PGND		-3V to 20V
VDD, VDR to SGND, PGND ⁽³⁾		-0.3V to 5.5V
VCB1, VCB2 to SGND, PGND		24V
VCB1 to VSW1, VCB2 to VSW2		5.5V
FB1, FB2 to SGND, PGND		-0.3V to 3.0V
All other input pins to SGND, PGND ⁽⁴⁾		-0.3V to 5.5V
Junction Temperature (T _{J-MAX})		150°C
Storage Temperature Range		-65°C to +150°C
Maximum Lead Temperature	Soldering, 5 seconds	260°C
ESD Rating	HBM ⁽⁵⁾	2000V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Operating Range conditions indicate the conditions at which the device is functional and the device should not be operated beyond such conditions. For ensured specifications and conditions, see the Electrical Characteristics table.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) VDD and VDR are outputs of the internal linear regulator. Under normal operating conditions where VIN > 5.5V, they must not be tied to any external voltage source. In an application where VIN is between 3.3V to 5.5V, it is recommended to tie the VDD, VDR and VIN pins together, especially when VIN may drop below 4.5V. In order to have better noise rejection under these conditions, a 10Ω, 1μF input filter may be used for the VDD pin.
- (4) HG1, HG2, LG1, LG2 and CLKOUT are all output pins and should not be tied to any external power supply. COMP1 and COMP2 are also outputs and should not be tied to any lower output impedance power source. PGOOD1 and PGOOD2 are open drain outputs, with a pull-down resistance of about 250Ω. Each of them may be tied to an external voltage source less than 5.5V through an external resistor greater than 3kΩ, although 10kΩ and above are preferred to reduce the necessary signal ground current.
- (5) Human Body Model (HBM) is 100 pF capacitor discharged through a 1.5k resistor into each pin. Applicable standard is JESD22-A114C.

Operating Ratings⁽¹⁾

Input Voltage Range	VDD = VDR = VIN ⁽²⁾	3.3V to 5.5V
	VIN	3.3V to 18.5V
Junction Temperature (T _J) Range		-40°C to +125°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Operating Range conditions indicate the conditions at which the device is functional and the device should not be operated beyond such conditions. For ensured specifications and conditions, see the Electrical Characteristics table.
- (2) VDD and VDR are outputs of the internal linear regulator. Under normal operating conditions where VIN > 5.5V, they must not be tied to any external voltage source. In an application where VIN is between 3.3V to 5.5V, it is recommended to tie the VDD, VDR and VIN pins together, especially when VIN may drop below 4.5V. In order to have better noise rejection under these conditions, a 10Ω, 1μF input filter may be used for the VDD pin.

Electrical Characteristics

Limits in standard type are for $T_J = 25^\circ\text{C}$ only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to $+125^\circ\text{C}$. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise noted, $V_{IN} = 12.0\text{V}$, $I_{EN1} = I_{EN2} = 40\ \mu\text{A}$.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{FB}	FB Pin Voltage FB1, FB2 (LM3000A)	-20°C to +85°C	0.594	0.6	0.606	V
			0.591	0.6	0.609	
V_{FB}	FB Pin Voltage FB1, FB2 (LM3000)	-20°C to +85°C	0.591	0.6	0.609	V
			0.588	0.6	0.612	
$\Delta V_{FB}/V_{FB}$	Line Regulation $V_{DD} = V_{IN} = V_{DR}$	$3.3\text{V} < V_{IN} < 5.5$, $COMP = 1.5\text{V}$		0.15		%
	Line Regulation $V_{IN} > 6\text{V}$	$6\text{V} < V_{IN} < 18.5\text{V}$, $COMP = 1.5\text{V}$		0.3		%
	Load Regulation	$V_{IN} = 12.0\text{V}$, $1.0\text{V} < COMP < 1.4\text{V}$		0.1		%
I_q	V_{IN} Operating Current			5		mA
I_{SD}	V_{IN} Shutdown Current	$I_{EN1}, I_{EN2} < 5\ \mu\text{A}$		50		μA
I_{EN}	EN Input Threshold Current	I_{EN} Rising		15	35	μA
		Hysteresis		10		
I_{LIM}	Source Current I_{LIM1} , I_{LIM2}	$V_{LIM1}, V_{LIM2} = 0\text{V}$	17	20	23	μA
I_{SS}	Soft-Start Pull-Up Current	$V_{SS} = 0.5\text{V}$	5.5	8.5	11.5	μA
V_{HICCUP}	COMP Pin Hiccup Thresholds	COMP Threshold High		2.85		V
		Hysteresis		50		mV
t_{DELAY}	Hiccup Delay			16		Cycles
t_{COOL}	Cool-Down Time Until Restart			4096		Cycles
V_{OVP}	Over-Voltage Protection Threshold	As a % of Nominal Output Voltage	110	115	120	%
		Hysteresis		3		
V_{UVP}	Under-Voltage Protection Threshold	As a % of REF1, REF2 (see Block Diagram)		85		%
GATE DRIVE						
I_{CB}	VCB Pin Leakage Current	$VCB - V_{SW} = 5.5\text{V}$		250		nA
R_{DS1}	Top FET Drive Pull-Up On-Resistance	$VCB - V_{SW} = 4.5\text{V}$, $VCB - HG = 100\text{mV}$		3		Ω
R_{DS2}	Top FET Drive Pull-Down On-Resistance	$VCB - V_{SW} = 4.5\text{V}$, $HG - V_{SW} = 100\text{mV}$		2		Ω
R_{DS3}	Bottom FET Drive Pull-Up On-Resistance	$V_{DR} - PGND = 5\text{V}$, $V_{DR} - LG = 100\text{mV}$		2		Ω
R_{DS4}	Bottom FET Drive Pull-Down On-Resistance	$V_{DR} - PGND = 5\text{V}$, $LG - PGND = 100\text{mV}$		1		Ω
OSCILLATOR						
f_{SW}	Switching Frequency	$R_{FRQ} = 100\text{ k}\Omega$		230		kHz
		$R_{FRQ} = 42.2\text{ k}\Omega$	425	500	575	
		$R_{FRQ} = 10\text{ k}\Omega$		1550		
V_{SYNC}	Threshold for Synchronization at the FREQ/SYNC Pin	Rising	2.2			V
		Falling			0.6	
f_{SYNC}	SYNC Range		200		1500	kHz
t_{SYNC}	SYNC Pulse Width		100			ns
$t_{SYNC-TRS}$	SYNC Rise/Fall Time				10	ns
D_{MAX}	Maximum Duty cycle			85		%
ERROR AMPLIFIER						
I_{FB}	FB Pin Bias Current	$FB = 0.6\text{V}$		20		nA
I_{SOURCE}	COMP Pin Source Current	$FB = 0.5\text{V}$, $COMP = 1.0\text{V}$		80		μA
I_{SINK}	COMP Pin Sink Current	$FB = 0.7\text{V}$, $COMP = 0.7\text{V}$		80		μA

Electrical Characteristics (continued)

Limits in standard type are for $T_J = 25^\circ\text{C}$ only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to $+125^\circ\text{C}$. Minimum and Maximum limits are ensured through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only. Unless otherwise noted, $V_{IN} = 12.0\text{V}$, $I_{EN1} = I_{EN2} = 40\ \mu\text{A}$.

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{\text{COMP-HI}}$	COMP Pin Voltage High Clamp		2.80	3.0	3.2	V
$V_{\text{COMP-LO}}$	COMP Pin Voltage Low Clamp			0.48		V
$V_{\text{OS-TRK}}$	Offset Using TRK Pin	TRK = 0.45V	-9.0	0	9.0	mV
g_m	Transconductance			1400		μS
f_{BW}	Unity Gain Bandwidth Frequency			10		MHz
INTERNAL VOLTAGE REGULATOR						
V_{VDD}	Internal Core Regulator Voltage	No External Load		5.15		V
$V_{\text{VDD-ON}}$	UVLO Thresholds	VDD Rising		2.12		V
		Hysteresis		0.14		
$V_{\text{VDD-DO}}$	Internal Core Regulator Dropout Voltage	No External Load		1.1		V
$I_{\text{VDD-ILIM}}$	Internal Core Regulator Current Limit	VDD Short to Ground		80		mA
V_{VDR}	Regulator for External MOSFET Drivers	$I_{\text{VDR}} = 100\ \text{mA}$		5.2		V
$V_{\text{VDR-DO}}$	Driver Regulator Dropout Voltage	$I_{\text{VDR}} = 100\ \text{mA}$		1.0		V
$I_{\text{VDR-ILIM}}$	Driver Regulator Current Limit	VDR Short to Ground		450		mA
PGOOD OUTPUT						
$R_{\text{PG-ON}}$	PGOOD On-Resistance	FB1 = FB2 = 0.47V		250		Ω
I_{OH}	PGOOD High Leakage Current	$V_{\text{PGOOD}} = 5\text{V}$		100		nA
THERMAL RESISTANCE						
θ_{JA}	Junction-to-Ambient Thermal Resistance	WQFN-32 Package ⁽¹⁾		26.4		$^\circ\text{C/W}$

(1) Tested on a four layer JEDEC board. Four vias provided under the exposed pad. See JEDEC standards JESD51-5 and JESD51-7.

Typical Performance Characteristics




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

Typical Performance Characteristics (continued)
Soft-Start without Load




Figure 8.

Pulse Skipping during Over-Current Condition




Figure 9.

No Load Soft-Start with Pre-Bias




Figure 10.

Output Short Circuit Hiccup




Figure 11.

Soft-Start with Load




Figure 12.

Switch Node Short Circuit Hiccup




Figure 13.

Typical Performance Characteristics (continued)

External Clock Synchronization




Figure 14.

External Tracking




Figure 15.

Error Amplifier Transconductance vs Temperature




Figure 16.

Enable Current Threshold vs Temperature




Figure 17.

Switching Frequency vs Temperature




Figure 18.

RFRQ vs Switching Frequency





Figure 19.

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

THEORY OF OPERATION

The LM3000 is a dual emulated current-mode PWM synchronous controller. Unlike traditional peak current-mode controllers which sense the current while the high-side FET is on, the LM3000 senses current while the low-side FET is on. It then emulates the peak current waveform and uses that information to regulate the output voltage. The blanking time when the high-side FET first turns on that is normally associated with high-side sensing is not needed, allowing high-side ON pulses as low as 50 ns. The LM3000 therefore has both excellent line transient response and the ability to regulate low output voltages from high input voltages.

STARTUP

After the EN1 or EN2 current exceeds the enable ON threshold and the voltage at the VDD pin reaches 2.2V, an internal 8.5 μ A current source charges the soft-start capacitor of the enabled channel. Once soft-start is complete the converter enters steady state operation. Current limit is enabled during soft-start in case of a short circuit at the output. The soft-start time is calculated as:

$$t_{SS} = \frac{C_{SS} \times 0.6V}{8.5 \mu A} \quad (1)$$

To avoid current limit during startup, the soft-start time t_{SS} should be substantially longer than the time required to charge C_{OUT} to V_{OUT} at the maximum output current. To meet this requirement:

$$t_{SS} > \frac{V_{OUT} \times C_{OUT}}{I_{LIMIT} - I_{OUT}} \quad (2)$$

STARTUP INTO OUTPUT PRE-BIAS

If the output capacitor of the LM3000 has been charged up to some pre-bias level before the converter is enabled, the chip will force the soft-start capacitor to the same voltage as the FB pin. This will cause the output to ramp up from the existing output voltage without discharging it. During the soft-start ramp, the low-side FET is disabled whenever the COMP voltage is below the active regulation voltage range.

LOW INPUT VOLTAGE

The LM3000 includes an internal 5.2V linear regulator connected from the VIN pin to the VDD pin. This linear regulator feeds the logic and FET drive circuitry. For input voltages less than 5.5V, the VIN, VDD and VDR pins can be tied together externally. This allows the full input voltage to be used for driving the power FETs and also minimizes conduction loss in the LM3000.

TRACKING

The LM3000 has individual tracking inputs which control each output during soft-start. This allows the output voltage slew rates to be controlled for loads that require precise sequencing. When the tracking function is not being used the TRK1 or TRK2 pins should be connected directly to the VDD pin.

During start-up, the error amplifier will follow the lower of the SS or TRK voltages. For design margin, the soft-start time t_{SS} should be set to 75% of the minimum expected rise time of the controlling supply. In the event that the LM3000 is enabled with a pre-biased master supply controlling track, the soft-start capacitor will control the tracking output voltage rise time. Pulling TRK down after a normal startup will cause the output voltage to follow the track signal.




Figure 20. Tracking with V_{OUT1} Controlling V_{OUT2}

Figure 20 shows a tracking example with the highest output voltage at V_{OUT1} controlling V_{OUT2} . Tracking may be set so that V_{OUT1} and V_{OUT2} both rise together. For this case, the equation governing the values of the tracking divider resistors R_{T1} and R_{T2} is:

$$0.75 = V_{OUT1} \times \frac{R_{T1}}{R_{T1} + R_{T2}} \quad (3)$$

A value of 10 k Ω 1% is recommended for R_{T1} as a good compromise between high precision and low quiescent current through the divider. Using an example of $V_{OUT1} = 3.3V$ and $V_{OUT2} = 1.2V$, the value of R_{T2} is 34.4 k Ω 1%. A timing diagram for V_{OUT1} controlling V_{OUT2} is shown in Figure 21. Note that the TRK pin must finish at least 100 mV higher than the 0.6V reference to achieve the full accuracy of the LM3000 regulation. To meet this requirement the tracking voltage is offset by 150 mV. The tracking output voltage will reach its final value at 80% of the controlling output voltage.




Figure 21. Tracking with V_{OUT1} Controlling V_{OUT2}

Alternatively, the tracking feature can be used to create equal slew rates for the output voltages. In order to track properly, use the highest output voltage to control the slew rate. In this case, the tracking resistors are found from:

$$V_{OUT2} = V_{OUT1} \times \frac{R_{T1}}{R_{T1} + R_{T2}} \quad (4)$$

Again, a value of 10 k Ω 1% is recommended for R_{T1} . For the example case of $V_{OUT1} = 5V$ and $V_{OUT2} = 1.8V$, R_{T2} is 17.8 k Ω 1%. A timing diagram for the case of equal slew rates is shown in Figure 22.

Either method ensures that the output voltage of the tracking supply always reaches regulation before the output voltage of the controlling supply.




Figure 22. Tracking with Equal Slew Rates

The LM3000 can track the output of a master power supply by connecting a resistor divider to the TRK pins as shown in [Figure 23](#). For equal start times, the tracking resistors are determined by:

$$0.75 = V_{MASTER} \times \frac{R_{T1}}{R_{T1} + R_{T2}} \tag{5}$$




Figure 23. Tracking a Master Supply with Equal Start Time




Figure 24. Tracking a Master Supply with Equal Start Time

For equal slew rates, the circuit of [Figure 25](#) is used. The relationship for the tracking divider is set by:

$$V_{OUT1} = V_{MASTER} \times \frac{R_{T1} + R_{T2}}{R_{T1} + R_{T2} + R_{T3}}$$

$$V_{OUT2} = V_{MASTER} \times \frac{R_{T1}}{R_{T1} + R_{T2} + R_{T3}}$$

(6)




Figure 25. Tracking a Master Supply with Equal Slew Rates




Figure 26. Tracking a Master Supply with Equal Slew Rates

Continuous Conduction Mode

The LM3000 controls the output voltage by adjusting the duty cycle of the power MOSFETs with trailing edge pulse width modulation. The output inductor and capacitor filter the square wave produced as the power MOSFETs switch the input voltage, thereby creating a regulated output voltage. The dc level of the output voltage is determined by feedback resistors using the following equation:

$$V_{OUT} = 0.6 \times \frac{R_{FBB} + R_{FBT}}{R_{FBB}} \quad (7)$$

The output inductor current can flow from the drain to the source of the low-side MOSFET, which keeps the converter in continuous-conduction-mode (CCM). CCM has the advantage of constant frequency and nearly constant duty cycle ($D = V_{OUT} / V_{IN}$) over all load conditions, and also allows the converter to sink current at the output if needed.

FREQUENCY SETTING

The switching frequency of the internal oscillator is set by a resistor, R_{FRQ} , connected from the **FREQ/SYNC** pin to **SGND**. The proper resistor for a desired switching frequency f_{SW} can be selected from the curves in the [Typical Performance Characteristics](#) section labeled “ R_{FRQ} vs Switching Frequency” or by using the following equation:

$$R_{FRQ} = \frac{2.48 \times 10^{10}}{f_{SW} \times \left(1 + \frac{f_{SW}}{3.4 \times 10^6}\right)} - 1000$$

where

- f_{SW} is the switching frequency in Hz

(8)

FREQUENCY SYNCHRONIZATION

The switching frequency of the LM3000 can be synchronized by an external clock or other fixed frequency signal in the range of 200 kHz to 1.5 MHz. The external clock should be applied through a 100 pF coupling capacitor as shown in [Figure 27](#). In order for the oscillator to synchronize properly, the minimum amplitude of the SYNC signal is 2.2V and the maximum amplitude is VDD. The minimum pulse width both positive and negative is 100 ns. The nominal dc voltage at the **FREQ/SYNC** pin is 0.6V, which is also the clamp voltage level for the falling edge of the SYNC pulse. Depending on the pulse width and frequency, C_{SYNC} may be adjusted to provide sufficient amplitude of the signal at the **FREQ/SYNC**. It is possible to drive this pin directly from a 0 to 2.2V logic output, though not recommended for the typical application.

Circuits that use an external clock should still have a resistor R_{FRQ} connected from the **FREQ/SYNC** pin to ground. R_{FRQ} is selected using the equation from the [FREQUENCY SETTING](#) section to match the external clock frequency. This allows the controller to continue operating at approximately the same switching frequency if the external clock fails and the coupling capacitor on the clock side is grounded or pulled to logic high.

In the case of no external clock edges at startup, the internal oscillator will be controlled by the external set resistor until the first clock edge is detected. After the first edge, the PLL will lock within a few clock cycles, after which any missing edges will cause the oscillator to be programmed by R_{FRQ} . If R_{FRQ} is chosen to program the oscillator very close to the external clock frequency, the PLL will lock very quickly and there will be very little disturbance in the switching frequency.

Care must be taken to prevent errant pulses from triggering the synchronization circuitry. In circuits that will not synchronize to an external clock, C_{SYNC} should be connected from the **FREQ/SYNC** pin to **SGND** as a noise filter. When a clock pulse is first detected, the LM3000 begins switching at the external clock frequency. Noise or a short burst of clock pulses may result in variations of the switching frequency due to loss of lock by the PLL.




Figure 27. Clock Synchronization Circuit

In the case where two LM3000 controllers are used, the **CLKOUT** of the first controller can be used as a synchronization input for the second controller. Note that the **CLKOUT** is 90 degrees out of phase with the main controller clock, so that the four phases of the two controllers are separated for minimum input ripple current.

MOSFET GATE DRIVE

The LM3000 has two sets of gate drivers designed for driving N-channel MOSFETs in a synchronous mode. Power for the high-side driver is supplied through the VCB pin. For the high-side gate HG to turn on the top FET, the VCB voltage must be at least one $V_{GS(th)}$ greater than V_{IN} . This voltage is supplied from a local charge pump which consists of a Schottky diode and bootstrap capacitor, shown in Figure 28. For the Schottky, a rating of at least 250 mA and 30V is recommended. A dual package may be used to supply both VCB1 and VCB2.

Both the bootstrap and the low-side FET driver are fed from VDR, which is the output of a 5V internal linear regulator. This regulator has a dropout voltage of approximately 1V. The drive voltage for the top FET driver is about $V_{DR} - 0.5$ at light load condition and about V_{DR} at normal to full load condition. This information is needed to select the type of MOSFETs used, as well as calculate the losses in driving them.




Figure 28. Bootstrap Circuit

UVLO

For the case where V_{IN} is $> V_{DD}$, the V_{IN} UVLO thresholds are determined by the V_{DD} UVLO comparator and the V_{DD} dropout voltage. This sets the rising threshold for V_{IN} at approximately 3V, with 30 mV of hysteresis.

For the case where V_{IN} is $< 5.5V$ and tied to V_{DD} and V_{DR} , the UVLO trip point is 2.12V rising. UVLO consists of turning off the top and bottom FETs and remaining in that condition until V_{DD} rises above 2.12V. The falling trip point is 140 mV below the rising trip point.

CURRENT LIMIT

The current limit of the LM3000 is realized by sensing the current in the low-side FET while the output current circulates through it. This voltage ($I_{OUT} \times R_{DS(on)_LO}$) is compared against the voltage of a fixed, internal 20 μA current source and a user-selected resistor, R_{LIM} , connected between the switch node and the ILIM pin. Once a current limit event is sensed, the high-side switch is disabled for the following cycle and the low-side FET is kept on during this time. If sixteen consecutive current limit cycles occur, the part enters hiccup mode.

The value of R_{LIM} for a desired current limit I_{LIMIT} can be selected by the following equation:

$$R_{LIM} = \frac{I_{LIMIT} \times R_{DS(on)_LO}}{20 \mu A} \quad (9)$$

HICCUP MODE

During hiccup mode the LM3000 disables both the high-side and low-side MOSFETs, and remains in this state for 4096 switching cycles. After this cool down period the circuit restarts again through the normal soft-start sequence. If the shorted fault condition persists, hiccup will retrigger once the soft-start has finished. This occurs when the SS voltage is greater than 0.7V and switching has reached the continuous conduction mode state.

There is a coarse high-side current limit which senses the voltage across the high-side MOSFET. The threshold is approximately 0.5V, which may provide some level of protection for a catastrophic fault. Hiccup will immediately trigger after two consecutive high-side current limit fault events.

POWER GOOD

Power good pins PGOOD1 and PGOOD2 are available to monitor the output status of the two channels independently. The PGOOD1 pin connects to the output of an open drain MOSFET, which will remain open while Channel 1 is within the normal operating range. PGOOD1 goes low (low impedance to ground) under the following three conditions:

1. Channel 1 is turned off.
2. OVP on Channel 1.
3. UVP on Channel 1.

PGOOD2 functions in a similar manner. UVP tracks REF1, REF2 as shown in the block diagram. OVP sets a fault which turns off the high gate and turns on the low gate. This discharges the output voltage until it has fallen 3% below the OVP threshold.

PGOOD may be pulled up through a resistor to any voltage which is < 5.5V. When using VDD for the pull-up voltage, a typical value of 100 kΩ is used to minimize loading on VDD.

ENABLE

A fixed external voltage source and resistors to EN1 and EN2 are used to independently enable each output. The LM3000 can be put into a low power shutdown mode by pulling the EN1 and EN2 pins to ground, or by applying 0V to the enable resistors. During shutdown both the high-side and low-side FETs are disabled. The quiescent current during shutdown is approximately 30 μA.

The enable pins also control the emulated current ramp amplitude by programming the current into EN1 and EN2. The recommended range for I_{EN} is 40 μA to 160 μA. See the [Application Information](#) section under [CONTROL LOOP COMPENSATION](#) for the complete design method.

APPLICATION INFORMATION

The most common circuit controlled by the LM3000 is a non-isolated, synchronous buck regulator. The buck regulator steps down the input voltage and has a duty ratio D of:

$$D = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{\eta}$$

where

- η is the estimated converter efficiency (10)

The following is a design example selecting components for the Typical Application Schematic of [Figure 43](#). The circuit is designed for two outputs of 3.3V at 8A and 1.2V at 15A from an input voltage of 6V to 18V. This circuit is typical of a 'brick' module and has a height requirement of 6.5mm or less. Other assumptions used to aid in circuit design are that the expected load is a small microprocessor or ASIC with fast load transients, and that the type of MOSFETs used are in SO-8 or its equivalent packages such as PowerPAK[®], PQFN and LFPACK (LFPACK-i).

SWITCHING FREQUENCY

The selection of switching frequency is based on the tradeoff between size, cost and efficiency. In general, a lower frequency means larger, more expensive inductors and capacitors. A higher switching frequency generally results in a smaller but less efficient solution, because the power MOSFET gate capacitances must be charged and discharged more often in a given amount of time. For this application a frequency of 500 kHz is selected. 500 kHz is a good compromise between the size of the inductor and MOSFETs, transient response and efficiency. Following the equation given for R_{FRQ} in the [FREQUENCY SETTING](#) section, for 500 kHz operation a 42.2 kΩ 1% resistor is used.

MOSFETS

Selection of the power MOSFETs is governed by a tradeoff between size, cost and efficiency. Buck regulators that use a controller IC and discrete MOSFETs tend to be most efficient for output currents of 4A to 20A.

Losses in the high-side FET can be broken down into conduction loss, gate charge loss and switching loss. Conduction, or I^2R loss is approximately:

$$P_{\text{COND_HI}} = D \times (I_{\text{OUT}}^2 \times R_{\text{DS(on)_HI}} \times 1.3) \text{ (High-side FET)} \quad (11)$$

$$P_{\text{COND_LO}} = D \times (I_{\text{OUT}}^2 \times R_{\text{DS(on)_LO}} \times 1.3) \text{ (Low-side FET)} \quad (12)$$

In the above equations the factor 1.3 accounts for the increase in MOSFET $R_{\text{DS(on)}}$ due to self heating. Alternatively, the 1.3 can be ignored and the $R_{\text{DS(on)}}$ of the MOSFET estimated using the $R_{\text{DS(on)}}$ vs. Temperature curves in the MOSFET datasheets.

The gate charge loss results from the current driving the gate capacitance of the power MOSFETs, and is approximated as:

$$P_{\text{DR}} = V_{\text{IN}} \times (Q_{\text{G_HI}} + Q_{\text{G_LO}}) \times f_{\text{SW}} \quad (13)$$

Where $Q_{\text{G_HI}}$ and $Q_{\text{G_LO}}$ are the total gate charge of the high-side and low-side FETs respectively at the typical 5V driver voltage. Gate charge loss differs from conduction and switching losses in that the majority of dissipation occurs in the LM3000.

The switching loss occurs during the brief transition period as the FET turns on and off, during which both current and voltage are present in the channel of the FET. This can be approximated as the following:

$$P_{\text{SW_ON}} = V_{\text{IN}} \times I_{\text{L_VL}} \times \alpha \times R_{\text{G_ON}} \times \left(\frac{Q_{\text{GD}}}{V_{\text{DR}} - V_{\text{PLT2}}} + C_{\text{ISS}} \times \ln \left(\frac{V_{\text{DR}} - V_{\text{TH}}}{V_{\text{DR}} - V_{\text{PLT1}}} \right) \right) \quad (14)$$

$$P_{\text{SW_OFF}} = V_{\text{IN}} \times I_{\text{L_PK}} \times \beta \times R_{\text{G_OFF}} \times \left(\frac{Q_{\text{GD}}}{V_{\text{PLT2}}} + C_{\text{ISS}} \times \ln \left(\frac{V_{\text{PLT2}}}{V_{\text{TH}}} \right) \right) \quad (15)$$

Where Q_{GD} is the high-side FET Miller charge with a V_{DS} swing between 0 to V_{IN} ; C_{ISS} is the input capacitance of the high-side MOSFET in its off state with $V_{\text{DS}} = V_{\text{IN}}$. α and β are fitting coefficient numbers, which are usually between 0.5 to 1, depending on the board level parasitic inductances and reverse recovery of the low-side power MOSFET body diode. Under ideal condition, setting $\alpha = \beta = 0.5$ is a good starting point. Other variables are defined as:

$$I_{\text{L_VL}} = I_{\text{OUT}} - 0.5 \times \Delta I_{\text{L}} \quad (16)$$

$$I_{\text{L_PK}} = I_{\text{OUT}} + 0.5 \times \Delta I_{\text{L}} \quad (17)$$

$$V_{\text{PLT1}} \approx V_{\text{TH}} + \frac{I_{\text{L_VL}}}{g_{\text{mFET_HI}}} \quad (18)$$

$$V_{\text{PLT2}} \approx V_{\text{TH}} + \frac{I_{\text{L_PK}}}{g_{\text{mFET_HI}}} \quad (19)$$

$$R_{\text{G_ON}} = 8.5 + R_{\text{G_INT}} + R_{\text{G_EXT}} \quad (20)$$

$$R_{\text{G_OFF}} = 2.8 + R_{\text{G_INT}} + R_{\text{G_EXT}} \quad (21)$$

Switching loss is calculated for the high-side FET only. 8.5 and 2.8 represent the LM3000 high-side driver resistance in the transient region. $R_{\text{G_INT}}$ is the gate resistance of the high-side FET, and $R_{\text{G_EXT}}$ is the external gate resistance if applicable. $R_{\text{G_EXT}}$ may be used to damp out excessive parasitic ringing at the switch node.

For this example, the maximum drain-to-source voltage applied to either MOSFET is 18V. The maximum drive voltage at the gate of the high-side MOSFET is 5V, and the maximum drive voltage for the low-side MOSFET is 5V. The selected MOSFET must be able to withstand 18V plus any ringing from drain to source, and be able to handle at least 5V plus ringing from gate to source. If the duty cycle of the converter is small, then the high-side MOSFET should be selected with a low gate charge in order to minimize switching loss whereas the bottom MOSFET should have a low $R_{\text{DS(on)}}$ to minimize conduction loss.

For a typical input voltage of 12V and output currents of 8A and 12A, the MOSFET selections for the design example are HAT2168 for the high-side MOSFET and RJK0330DPB for the low-side MOSFET.

A 3Ω resistor for R_{CBT} is added in series with the VDR regulator output, as shown in [Figure 43](#). This helps to control the MOSFET turn-on and ringing at the switch node, without affecting the MOSFET turn-off.

To improve efficiency, 3A, 40V Schottky diodes are placed across the low-side MOSFETs. The external Schottky diodes have a much lower forward voltage than the MOSFET body diode, and help to minimize the loss due to the body diode recovery characteristic.

OUTPUT INDUCTORS

The first criterion for selecting an output inductor is the inductance itself. In most buck converters, this value is based on the desired peak-to-peak ripple current, ΔI_L that flows in the inductor along with the load current. As with switching frequency, the selection of the inductor is a tradeoff between size and cost. Higher inductance means lower ripple current and hence lower output voltage ripple. Lower inductance results in smaller, less expensive devices. An inductance that gives a ripple current of 1/6 to 1/3 of the maximum output current is a good starting point. ($\Delta I_L = (1/6 \text{ to } 1/3) \times I_{OUT}$). Minimum inductance is calculated from this value, using the maximum input voltage as:

$$L_{MIN} = \frac{V_{IN(MAX)} - V_{OUT}}{f_{SW} \times \Delta I_L} \times D \quad (22)$$

By calculating in terms of amperes, volts, and megahertz, the inductance value will come out in micro henries.

The inductor ripple current is found from the minimum inductance equation:

$$\Delta I_L = \frac{V_{IN(MAX)} - V_{OUT}}{f_{SW} \times L_{ACTUAL}} \times D \quad (23)$$

The second criterion is inductor saturation current rating. The LM3000 has an accurately programmed valley current limit. During an instantaneous short, the peak inductor current can be very high due to a momentary increase in duty cycle. Since this is limited by the coarse high-side switch current limit, it is advised to select an inductor with a larger core saturation margin and preferably a softer roll off of the inductance value over load current.

For the design example, standard values of 1.2 μH for the 1.2V, 15A output and 2.7 μH for the 3.3V, 8A output are chosen to fall within the $\Delta I_L = (1/6 \text{ to } 1/3) \times I_{OUT}$ range.

The dc loss in the inductor is determined by its series resistance R_L . The dc power dissipation is found from:

$$P_{DC} = I_{OUT}^2 \times R_L \quad (24)$$

The ac loss can be estimated from the inductor manufacturer's data, if available. The ac loss is set by the peak-to-peak ripple current ΔI_L and the switching frequency f_{SW} .

OUTPUT CAPACITORS

The output capacitors filter the inductor ripple current and provide a source of charge for transient load conditions. A wide range of output capacitors may be used with the LM3000 that provide excellent performance. The best performance is typically obtained using aluminum electrolytic, tantalum, polymer, solid aluminum, organic or niobium type chemistries in parallel with a ceramic capacitor. The ceramic capacitor provides extremely low impedance to reduce the output ripple voltage and noise spikes, while the aluminum or other capacitors provide a larger bulk capacitance for transient loading and series resistance for stability.

When selecting the value for the output capacitor the two performance characteristics to consider are the output voltage ripple and transient response. The output voltage ripple can be approximated as:

$$\Delta V_O = \Delta I_L \times \sqrt{R_C^2 + \left(\frac{1}{8 \times f_{SW} \times C_O} \right)^2}$$

where

- ΔV_O (V) is the peak to peak output voltage ripple
- ΔI_L (A) is the peak to peak inductor ripple current
- R_C (Ω) is the equivalent series resistance or ESR of the output capacitor
- f_{SW} (Hz) is the switching frequency
- C_O (F) is the output capacitance

(25)

The amount of output ripple that can be tolerated is application specific. A general recommendation is to keep the output ripple less than 1% of the rated output voltage. The output capacitor selection will also affect the output voltage droop and overshoot during a load transient. The peak transient of the output voltage during a load current step is dependent on many factors. Given sufficient control loop bandwidth an approximation of the transient voltage can be obtained from:

$$V_P = \frac{L \times \Delta I_O^2}{2 \times C_O \times V_L} + \frac{R_C^2 \times C_O \times V_L}{2 \times L}$$

where

- V_P (V) is the output voltage transient
 - ΔI_O (A) is the load current step change
- (26)

C_O (F) is the output capacitance, L (H) is the value of the inductor and R_C (Ω) is the series resistance of the output capacitor. V_L (V) is the minimum inductor voltage, which is duty cycle dependent.

For $D < 0.5$, $V_L = V_{OUT}$

For $D > 0.5$, $V_L = V_{IN} - V_{OUT}$

This shows that as the input voltage approaches V_{OUT} , the transient droop will get worse. The recovery overshoot remains fairly constant.

The loss associated with the output capacitor series resistance can be estimated as:

$$P_{CO} = R_C \times \frac{\Delta I_L^2}{\sqrt{12}}$$
(27)

Output Capacitor Design Procedure

For the design example $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $D = V_{OUT} / V_{IN} = 0.275$, $L = 2.7 \mu H$, $\Delta I_L = 1.8A$, $\Delta I_O = 8A$ and $V_P = 0.15V$.

To meet the transient voltage specification, the maximum R_C is:

$$R_C \leq \frac{V_P}{\Delta I_O}$$
(28)

For the design example, the maximum R_C is 18.75 m Ω . Choose $R_C = 15 \text{ m}\Omega$ as the design limit.

From the equation for V_P , the minimum value of C_O is:

$$C_O \geq \frac{L \times \Delta I_O^2}{V_P \times V_L} \times \frac{1}{1 + \sqrt{1 - \left(\frac{R_C \times \Delta I_O}{V_P}\right)^2}}$$
(29)

For $D < 0.5$, $V_L = V_{OUT}$

For $D > 0.5$, $V_L = V_{IN} - V_{OUT}$

With $R_C = V_P / \Delta I_O$ this reduces to:

$$C_O \geq \frac{L \times \Delta I_O^2}{V_P \times V_L}$$
(30)

With $R_C = 0$ this reduces to:

$$C_O \geq \frac{L \times \Delta I_O^2}{2 \times V_P \times V_L}$$
(31)

Since $D < 0.5$, $V_L = V_{OUT}$. With $R_C = 15 \text{ m}\Omega$, the minimum value for C_O is 218 μF .

The minimum control loop bandwidth f_C is given by:

$$f_C \geq \frac{\Delta I_O}{2 \times \pi \times C_O \times V_P} \quad (32)$$

For the design example, the minimum value for f_C is 39 kHz. A 220 μF , 15 m Ω polymer capacitor in parallel with a 22 μF , 3 m Ω ceramic will meet the target output voltage ripple and transient specification.

For the 1.2V, 15A output, two 220 μF , 15 m Ω polymer capacitors in parallel with a 22 μF , 3 m Ω ceramic are chosen to meet the target design specifications.

INPUT CAPACITORS

The input capacitors for a buck regulator are used to smooth the large current pulses drawn by the inductor and load when the high-side MOSFET is on. Due to this large ac stress, input capacitors are usually selected on the basis of their ac rms current rating rather than bulk capacitance. Low ESR is beneficial because it reduces the power dissipation in the capacitors. Although any of the capacitor types mentioned in the [OUTPUT CAPACITORS](#) section can be used, ceramic capacitors are common because of their low series resistance. In general the input to a buck converter does not require as much bulk capacitance as the output.

The input capacitors should be selected for rms current rating and minimum ripple voltage. The equation for the rms current and power loss of the input capacitor in a single phase can be estimated as:

$$I_{CIN(RMS)} \approx I_O \times \sqrt{D \times (1 - D)}$$

$$P_{CIN} \approx I_O^2 \times D \times (1 - D) \times R_{CIN}$$

where

- I_O (A) is the output load current
- R_{CIN} (Ω) is the series resistance of the input capacitor

Since the maximum values occur at $D = 0.5$, a good estimate of the input capacitor rms current rating in a single phase is one-half of the maximum output current.

Neglecting the series inductance of the input capacitance, the input voltage ripple for a single phase can be estimated as:

$$\Delta V_{IN} = \frac{I_O \times D \times (1 - D)}{C_{IN} \times f_{SW}} + \left(I_O + \frac{\Delta I_L}{2} \right) \times R_{CIN} \quad (34)$$

By defining the maximum input voltage ripple, the minimum requirement for the input capacitance can be calculated as:

$$C_{IN} \geq \frac{I_O \times D \times (1 - D)}{\left(\Delta V_{IN} - \left(I_O + \frac{\Delta I_L}{2} \right) \times R_{CIN} \right) \times f_{SW}} \quad (35)$$

For the dual output design operating 180° out of phase, the general equation for the input capacitor rms current is approximated as:

$$I_{CIN(RMS)} \approx \sqrt{\begin{aligned} &(I_1^2 \times D_1) + (I_2^2 \times D_2) \\ &+ (2 \times I_1 \times I_2 \times D_3) \\ &- (I_1 \times D_1 + I_2 \times D_2)^2 \end{aligned}} \quad (36)$$

Where the output currents are I_1 , I_2 and the duty cycles are D_1 , D_2 respectively. D_3 represents the overlapping effective duty cycle, which adds to the RMS current.

$$D_3 = \text{MAX}(\text{MIN}(D_1 - 0.5, D_2), 0) \\ + \text{MAX}(\text{MIN}(D_2 - 0.5, D_1), 0) \quad (37)$$

If $D > 0.5$ for both or $D < 0.5$ for both, the worst case rms current occurs with one output at full load and the other at no load. The maximum rms current can be approximated as:

$$I_{CIN(RMS)MAX} \approx 0.5 \times \text{MAX}(I_1, I_2) \quad (38)$$

If $D > 0.5$ for one and $D < 0.5$ for the other, the worst case rms current becomes:

$$I_{CIN(RMS)MAX} \approx 0.707 \times \sqrt{I_1^2 + I_2^2} \quad (39)$$

In most applications for point-of-load power supplies, the input voltage is the output of another switching converter. This output often has a lot of bulk capacitance, which may provide adequate damping.

When the converter is connected to a remote input power source through a wiring harness, a resonant circuit is formed by the line impedance and the input capacitors. If step input voltage transients are expected near the maximum rating of the LM3000, a careful evaluation of the ringing and possible overshoot at the device VIN pin should be completed. To minimize overshoot make $C_{IN} > 10 \times L_{IN}$. The characteristic source impedance and resonant frequency are:

$$Z_S = \sqrt{\frac{L_{IN}}{C_{IN}}} \quad f_S = \frac{1}{2 \times \pi \times \sqrt{L_{IN} \times C_{IN}}} \quad (40)$$

The converter exhibits a negative input impedance which is lowest at the minimum input voltage:

$$Z_{IN} = -\frac{V_{IN}^2}{P_{OUT}} \quad (41)$$

The damping factor for the input filter is given by:

$$\delta = \frac{1}{2} \times \left(\frac{R_{LIN} + R_{CIN}}{Z_S} + \frac{Z_S}{Z_{IN}} \right)$$

where

- R_{LIN} is the input wiring resistance
 - R_{CIN} is the series resistance of the input capacitors
- (42)

The term Z_S / Z_{IN} will always be negative due to Z_{IN} .

When $\delta = 1$, the input filter is critically damped. This may be difficult to achieve with practical component values. With $\delta < 0.2$, the input filter will exhibit significant ringing. If δ is zero or negative, there is not enough resistance in the circuit and the input filter will sustain an oscillation.

When operating near the minimum input voltage, an aluminum electrolytic capacitor across C_{IN} may be needed to damp the input for a typical bench test setup. Any parallel capacitor should be evaluated for its rms current rating. The current will split between the ceramic and aluminum capacitors based on the relative impedance at the switching frequency. Using a square wave approximation, the rms current in each capacitor is found from:

$$\begin{aligned}
 C1 = C_{IN1} \quad R1 = R_{CIN1} \quad C2 = C_{IN2} \quad R2 = R_{CIN2} \\
 X_1 \approx \frac{1}{2.2 \times \pi \times f_{SW} \times C1} \\
 X_2 \approx \frac{1}{2.2 \times \pi \times f_{SW} \times C2} \\
 I_{CIN1(RMS)} = \frac{I_{CIN(RMS)} \times \sqrt{R2^2 + X2^2}}{\sqrt{(R1 + R2)^2 + (X1 + X2)^2}} \\
 I_{CIN2(RMS)} = \frac{I_{CIN(RMS)} \times \sqrt{R1^2 + X1^2}}{\sqrt{(R1 + R2)^2 + (X1 + X2)^2}}
 \end{aligned} \quad (43)$$

Input Capacitor Design Procedure

Ceramic capacitors are sized to support the required rms current. Aluminum electrolytic capacitors are used for damping. Treating each phase separately, find the minimum value for the ceramic capacitor from:

$$C_{IN} \geq \frac{I_O \times D \times (1 - D)}{\Delta V_{IN} \times f_{SW}} \quad (44)$$

For the design example allowing 0.25V input voltage ripple, the worst case occurs for the 3.3V, 8A output at $D = 0.5$. The minimum value is $C_{IN} = 16 \mu\text{F}$. For the 1.2V, 15A output, the worst case $D = 1.2\text{V} / 6\text{V} = 0.2$. Then $C_{IN} = 4.8 \mu\text{F}$. Find the rms current rating for each from:

$$I_{CIN(RMS)} \approx I_O \times \sqrt{D \times (1 - D)} \quad (45)$$

Using the same criteria, results are 4A rms for the 3.3V phase and 3A rms for the 1.2V phase. Manufacturer data for 10 μF , 25V, X5R capacitors in a 1206 package allows for 3A rms with a 20°C temperature rise. For the design example, using two ceramic capacitors for each phase will meet both the input voltage ripple and rms current target. Since the series resistance is so low at about 5 m Ω per capacitor, a parallel aluminum electrolytic is used for damping. A good general rule is to make the damping capacitor at least five times the value of the ceramic. By sizing the aluminum such that it is primarily resistive at the switching frequency, the design is greatly simplified since the ceramic is primarily reactive. In this case the approximation for the rms current in the damping capacitor is:

$$I_{CIN2(RMS)} \approx \frac{I_{CIN(RMS)}}{2.2 \times \pi \times f_{SW} \times R_{CIN2} \times C_{IN1}}$$

where

- C_{IN2} is the damping capacitance
 - R_{CIN2} is its series resistance
 - C_{IN1} is the ceramic capacitance
- (46)

A 150 μF , 50V, 0.18 Ω , 670 mA capacitor in a 10 mm x 10.2 mm package is chosen for each input. Calculated rms current for the 3.3V phase is 322 mA, with 242 mA calculated for the 1.2V phase.

CURRENT LIMIT

For the design example, the desired current limit set point is chosen to be 150% of the maximum load current. To account for the tolerance of the internal current source and allowing $R_{DS(on)} = 4 \text{ m}\Omega$ for the low-side MOSFET at elevated temperature, a target of 23A is used for the 1.2V output, with 13A for the 3.3V output. Following the equation from the [CURRENT LIMIT](#) section the values for R_{LIM} are 4.64 k Ω , 1% for the 1.2V output and 2.67 k Ω , 1% for the 3.3V output.

TRACK

Tracking for the design example is configured such that V_{OUT1} is controlling V_{OUT2} . The divider values are set so that both outputs will rise together, with V_{OUT2} reaching its final value just before V_{OUT1} . Following the method in the [TRACKING](#) section and allowing for a 120 mV offset between FB and TRK, standard 1% values are selected for $R_{T1} = 10 \text{ k}\Omega$ and $R_{T2} = 35.7 \text{ k}\Omega$.

SOFT START

To prevent over-shoot, the soft start time is set to be longer than the time it would take to charge the output voltage at current limit. Following the equations in the [STARTUP](#) section for V_{OUT1} and V_{OUT2} :

$$t_{SS1(MIN)} = (3.3\text{V} \times 242 \mu\text{F}) / (13\text{A} - 8\text{A}) = 160 \mu\text{s} \quad (47)$$

$$t_{SS2(MIN)} = (1.2\text{V} \times 462 \mu\text{F}) / (23\text{A} - 15\text{A}) = 69 \mu\text{s} \quad (48)$$

Choosing a value of $C_{SS1} = 27 \text{ nF}$, the soft start time is:

$$t_{SS1} = (27 \text{ nF} \times 0.6\text{V}) / 8.5 \mu\text{A} = 1.9 \text{ ms} \quad (49)$$

To ensure that V_{OUT2} tracks V_{OUT1} , t_{SS2} is set at two-thirds of t_{SS1} by making $C_{SS2} = 18 \text{ nF}$.

VDD, VDR and VCB CAPACITORS

VDD is used as the supply for the internal control and logic circuitry. A 1 μF ceramic capacitor provides sufficient filtering for VDD.

VDR provides power for both the high-side and low-side MOSFET gate drives, and is sized to meet the total gate drive current. Allowing for $\Delta V_{VDR} = 100$ mV of ripple, the minimum value for C_{VDR} is found from:

$$C_{VDR} \geq \frac{Q_{G_HI} + Q_{G_LO}}{\Delta V_{VDR}} \quad (50)$$

Using $Q_{G_HI} = 15$ nC and $Q_{G_LO} = 30$ nC with a 5V gate drive, the minimum value for $C_{VDR} = 0.45$ μ F.

VCB provides power for the high-side gate drive, and is sized to meet the required gate drive current. Allowing for $\Delta V_{VCB} = 100$ mV of ripple, the minimum value for C_{BOOT} is found from:

$$C_{BOOT} \geq \frac{Q_{G_HI}}{\Delta V_{VCB}} \quad (51)$$

To use the minimum number of different components, C_{VDR} and C_{BOOT} are also selected as 1 μ F ceramic for the design example.

CONTROL LOOP COMPENSATION

The LM3000 uses emulated peak current-mode PWM control to correct changes in output voltage due to line and load transients. This unique architecture combines the fast line transient response of peak current-mode control with the ability to regulate at very low duty cycles. In order to facilitate the use of MOSFET $R_{DS(on)}$ sensing, the control ramp is set by the enable voltage and a resistor to the enable pin. This stabilizes the modulator gain from variations in MOSFET resistance over temperature, providing a robust design solution.

The control loop is comprised of two parts. The first is the power stage, which consists of the duty cycle modulator, output filter and load. The second part is the error amplifier, which is a transconductance amplifier with a typical gm of 1400 μ mho (or 1400 μ S). Figure 29 shows the power stage and error amplifier components.




Figure 29. Power Stage and Error Amplifier

The power stage transfer function (also called the control-to-output transfer function) in a buck converter can be written as:

$$\frac{\hat{V}_O}{\hat{V}_C} = A_{VP} \times \frac{1 + \frac{s}{\omega_Z}}{1 + \frac{s}{\omega_P \times Q_P} + \frac{s^2}{\omega_P^2}} \quad (52)$$

Where:

$$A_{VP} = \frac{K_m}{K_D} \quad K_m = \frac{1}{(D - 0.5) \times R_i \times \frac{T}{L} + K_{SL}}$$

$$K_D = 1 + \frac{K_m \times R_i}{R_O} \quad \omega_Z = \frac{1}{C_O \times R_C}$$

$$\omega_P \times Q_P = \frac{K_D}{\frac{L}{R_O} + C_O \times (K_m \times R_i + R_C)} \quad \omega_P^2 = \frac{K_D}{L \times C_O} \quad (53)$$

With:

$$D = \frac{V_O}{V_{IN}} \quad R_i = A \times R_S \quad T = \frac{1}{f_{SW}} \quad (54)$$

For the emulated peak current-mode control, K_m is the dc modulator gain and R_i is the current-sense gain. K_{SL} is the proportional slope compensation, which is set by the enable resistor R_{EN} and enable voltage V_{EN} .

Figure 30 shows a more detailed view of the current sense amplifier, which includes a three stage filter for increased noise immunity. The effective gain and phase are shown in Figure 31 and Figure 32. The equivalent current sense gain $A = 7$.




Figure 30. Current Sense Amplifier and Filter




Figure 31. Current Sense Amplifier Gain




Figure 32. Current Sense Amplifier Phase

A relatively high value of slope compensating ramp is used to stabilize the gain. This minimizes the effect of the current sense filter on the control loop and swamps out the need for a sampling-gain term. When designing within the recommended operating range, there is no tendency toward sub-harmonic oscillation. The proportional slope compensation is defined as:

$$K_{SL} = \frac{I_{SL} \times K_{SW}}{I_{EN}} \quad I_{SL} = 8.05 \mu A$$

$$K_{SW} = 1 + \frac{f_{SW}}{3400000} \quad I_{EN} = \frac{V_{EN} - 0.75}{R_{EN} + 2000}$$

(55)

I_{SL} is the internal current source scale factor, K_{SW} is the switching frequency correction factor and I_{EN} is the external enable current. The recommended range for I_{EN} is 40 μA to 160 μA . With $V_{EN} = 5V$, this corresponds to a range for R_{EN} of 25 k Ω to 100 k Ω . For operation below 4.2V input, the maximum enable current is limited, as shown in Figure 33. At the minimum input of 3.3V, a value of 80 μA maximum corresponds to $R_{EN} = 50$ k Ω with $V_{EN} = 5V$. The minimum enable current is set by the enable bias circuit to ensure proper turn-on above the threshold. A minimum enable voltage of 3V is recommended to keep the temperature coefficient of the 0.75V internal V_{BE} from becoming a significant error term.




Figure 33. Maximum Enable Current vs. Input Voltage

Typical frequency response of the gain and the phase for the power stage are shown in Figure 34 and Figure 35. It is designed for $V_{IN} = 12V$, $V_{OUT} = 3.3V$, $I_{OUT} = 8A$, $V_{EN} = 5V$ and a switching frequency of 500 kHz. The power stage component values are:

$L = 2.7 \mu\text{H}$, $R_L = 3.4 \text{ m}\Omega$, $C_{O1} = 220 \mu\text{F}$, $R_{C1} = 15 \text{ m}\Omega$, $C_{O2} = 22 \mu\text{F}$, $R_{C2} = 3 \text{ m}\Omega$, $R_O = V_{OUT} / I_{OUT} = 0.41 \Omega$, $R_S = R_{DS(on)} = 4 \text{ m}\Omega$ and $R_{EN} = 43 \text{ k}\Omega$.




Figure 34. Power Stage Gain




Figure 35. Power Stage Phase

The effective total PWM ramp height is controlled by R_{EN} . Higher R_{EN} creates a higher ramp voltage, providing more noise immunity and less variation in the modulator gain over temperature. Lower R_{EN} requires less R_C (output capacitor ESR) for the desired phase margin and a more ideal current-mode behavior.

Figure 36 shows the transconductance amplifier network, which takes the output impedance of the amplifier and the internal filter into account. To simplify the analysis, the 12.75 k Ω and 10 pF internal filter is absorbed into the transconductance amplifier. This produces an equivalent $R_{EA} = 15 \text{ M}\Omega$ and $C_{BW} = 22 \text{ pF}$ for an effective 10 MHz unity gain bandwidth.




Figure 36. Equivalent Transconductance Amplifier and COMP Filter




Figure 37. Transconductance Amplifier Open Loop Gain




Figure 38. Transconductance Amplifier Open Loop Phase

Assuming a pole at the origin, the simplified equation for the error amplifier transfer function can be written in terms of the mid-band gain as:

$$\frac{\hat{V}_C}{\hat{V}_O} = -\frac{A_{VM}}{K_{HF}} \times \frac{1 + \frac{\omega_{ZEA}}{s}}{1 + \frac{s}{\omega_{FP}}} \times \frac{1 + \frac{s}{\omega_{FZ}}}{1 + \frac{s}{\omega_{HF}}} \quad (56)$$

Where:

$$A_{VM} = K_{FB} \times g_m \times R_{COMP} \quad K_{FB} = \frac{R_{FBB}}{R_{FBB} + R_{FBT}}$$

$$K_{HF} = 1 + \frac{C_{HF} + C_{BW}}{C_{COMP}} \quad \omega_{ZEA} = \frac{1}{C_{COMP} \times R_{COMP}}$$

$$\omega_{FZ} = \frac{1}{C_{FF} \times R_{FBT}} \quad \omega_{FP} = \frac{1}{C_{FF} \times K_{FB} \times R_{FBT}}$$

$$\omega_{HF} = \frac{C_{HF} + C_{BW} + C_{COMP}}{(C_{HF} + C_{BW}) \times C_{COMP} \times R_{COMP}} \quad (57)$$

In general, the goal of the compensation circuit is to give high dc gain, a bandwidth that is between one-fifth and one-tenth of the switching frequency, and at least 45° of phase margin.

Control Loop Design Procedure

Once the power stage design is complete, the power stage components are used to determine the proper frequency compensation. By equating the power stage transfer function to the error amplifier transfer function term by term, the control loop design procedure targets an ideal single-pole system response.

The compensation components will scale from the feedback divider ratio and selection of the bottom feedback divider resistor. A maximum value for the divider current is typically set at 1 mA. Using a divider current of 200 μA will allow for a reasonable range of values. For the bottom feedback resistor $R_{FBB} = V_{REF} / 200 \mu A = 3 \text{ k}\Omega$. Choosing a standard 1% value of 2.94 kΩ, the top feedback resistor is found from:

$$R_{FBT} = R_{FBB} \times \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (58)$$

For $V_{OUT} = 3.3V$ and $V_{REF} = 0.6V$, $R_{FBT} = 13.2 \text{ k}\Omega$.

Based on the previously defined power stage values, calculate general terms:

$$\begin{aligned}
 D &= \frac{V_O}{V_{IN}} & R_i &= A \times R_S & T &= \frac{1}{f_{SW}} \\
 K_{SW} &= 1 + \frac{f_{SW}}{3400000} & K_{FB} &= \frac{R_{FBB}}{R_{FBB} + R_{FBT}}
 \end{aligned} \tag{59}$$

For the design example $D = 0.275$, $R_i = 0.028\Omega$, $T = 2 \mu\text{s}$, $K_{SW} = 1.147$ and $K_{FB} = 0.1818$.

Choose a target crossover frequency f_C greater than the minimum control loop bandwidth from the [OUTPUT INDUCTORS](#) section. This is typically set between 1/10 and 1/5 of the switching frequency.

$$\begin{aligned}
 \omega_C &= 2 \times \pi \times f_C & \omega_{SW} &= 2 \times \pi \times f_{SW} \\
 \omega_{BW} &= 2 \times \pi \times f_{BW}
 \end{aligned} \tag{60}$$

Choosing $f_C = 100 \text{ kHz}$ for the design example $\omega_C = 628 \text{ krad/sec}$. The switching frequency $\omega_{SW} = 3.14 \text{ Mrad/sec}$ and the error amplifier bandwidth $\omega_{BW} = 62.8 \text{ Mrad/sec}$.

Calculate the parallel equivalent C_O and R_C at the target crossover frequency:

$$\begin{aligned}
 C1 &= C_{O1} & R1 &= R_{C1} & C2 &= C_{O2} & R2 &= R_{C2} \\
 X1 &= \frac{1}{\omega_C \times C1} & X2 &= \frac{1}{\omega_C \times C2} \\
 Z &= \frac{\sqrt{R1^2 + X1^2} \times \sqrt{R2^2 + X2^2}}{\sqrt{(R1 + R2)^2 + (X1 + X2)^2}} \\
 A &= \text{TAN}^{-1}\left(\frac{X1}{R1}\right) + \text{TAN}^{-1}\left(\frac{X2}{R2}\right) - \text{TAN}^{-1}\left(\frac{X1 + X2}{R1 + R2}\right) \\
 C_O &= \frac{1}{\omega_C \times Z \times \text{SIN}(A)} & R_C &= Z \times \text{COS}(A)
 \end{aligned} \tag{61}$$

For the design example $X1 = 0.00723$, $X2 = 0.0723$, $Z = 0.01478$ and $A = 0.6304$. The parallel equivalent $C_O = 183 \mu\text{F}$ and $R_C = 11.9 \text{ m}\Omega$.

Find the optimal value of the enable current:

$$I_{EN} = I_{SL} \times K_{SW} \times \frac{\frac{L}{C_O} \times \left(\frac{K_{FB}}{R_C} - \frac{1}{R_O}\right) + R_C \times \left(\frac{1}{K_{FB}} - 1\right)}{R_i \times \left(1 - \frac{R_C}{R_O \times K_{FB}}\right)} \tag{62}$$

If I_{EN} is not within the range of $40\mu\text{A}$ to $160\mu\text{A}$ use either the minimum or maximum limit. Find R_{EN} from:

$$R_{EN} = \frac{V_{EN} - 0.75}{I_{EN}} - 2000 \tag{63}$$

For the design example $I_{EN} = 95.5 \mu\text{A}$ and $R_{EN} = 44.7 \text{ k}\Omega$. Choosing a standard value of $43 \text{ k}\Omega$, $I_{EN} = 94.4 \mu\text{A}$.

Calculate other general terms:

$$K_{SL} = \frac{I_{SL} \times K_{SW}}{I_{EN}} \quad K_m = \frac{1}{(D - 0.5) \times R_i \times \frac{T}{L} + K_{SL}}$$

$$K_D = 1 + \frac{K_m \times R_i}{R_O}$$

(64)

For the design example $K_{SL} = 0.0978$, $K_m = 10.7$ and $K_D = 1.73$.

If the enable resistor has been adjusted from the nominal value to provide more noise immunity or to meet the minimum input voltage limit, calculate the optimal value of R_C . The minimum value of R_C to maintain adequate phase margin for stability is about half this value.

$$R_C = \frac{K_{FB} \times L}{K_m \times R_i \times C_O}$$

(65)

Checking for the design example $R_C = 9.1 \text{ m}\Omega$.

Calculate the compensation components:

$$C_{BW} = \frac{g_m}{\omega_{BW}} \quad C_{FF} = \frac{C_O \times R_C}{K_{FB} \times R_{FBT}}$$

$$C_{HF} = \frac{g_m \times K_m \times R_C}{\omega_C \times \omega_{SW} \times L} - C_{BW}$$

$$C_{COMP} = \frac{K_{FB} \times g_m \times K_m}{\omega_C \times K_D} - (C_{HF} + C_{BW})$$

$$R_{COMP} = \frac{K_{FB} \times L}{K_D \times R_C \times C_{COMP}}$$

(66)

For the design example, the calculated values are $C_{BW} = 22 \text{ pF}$, $C_{FF} = 904 \text{ pF}$, $C_{HF} = 11 \text{ pF}$, $C_{COMP} = 2505 \text{ pF}$ and $R_{COMP} = 9523\Omega$.

Using standard values of $C_{FF} = 820 \text{ pF}$, $C_{HF} = 10 \text{ pF}$, $C_{COMP} = 2200 \text{ pF}$ and $R_{COMP} = 10 \text{ k}\Omega$, the error amplifier plots of gain and phase are shown in [Figure 39](#) and [Figure 40](#).




Figure 39. Error Amplifier Gain




Figure 40. Error Amplifier Phase

The complete control loop transfer function is equal to the product of the power stage transfer function and error amplifier transfer function. For the Bode plots, the overall loop gain is the equal to the sum in dB and the overall phase is equal to the sum in degrees. Results are shown in Figure 41 and Figure 42. The crossover frequency is 100 kHz with a phase margin of 75°.




Figure 41. Control Loop Gain




Figure 42. Control Loop Phase

Compensator design for the 1.2V output is similar. With $V_{REF} = 0.6V$, the feedback divider resistors are chosen as $R_{FBB} = R_{FBT} = 22.6\text{ k}\Omega$. This results in a divider current of about 25 μA , which is considered to be the minimum acceptable level. With $V_{EN} = 5V$, the nearest standard value to meet the optimal enable current is $R_{EN} = 62\text{ k}\Omega$. For a target crossover frequency of 100 kHz, standard values are $C_{FF} = 220\text{ pF}$, $C_{HF} = 10\text{ pF}$, $C_{COMP} = 2200\text{ pF}$ and $R_{COMP} = 10\text{ k}\Omega$.

For the small-signal analysis, it is assumed that the control voltage at the COMP pin is dc. In practice, the output ripple voltage is amplified by the error amplifier gain at the switching frequency, which appears at the COMP pin adding to the control ramp. This tends to reduce the modulator gain, which may lower the actual control loop crossover frequency.

Efficiency and Thermal Considerations

The total power dissipated in the power components can be obtained by adding together the loss as mentioned in the MOSFET, input capacitor, output capacitor and output inductor sections.

The efficiency is defined as:

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{TOTAL_LOSS}} \quad (67)$$

The highest power dissipating components are the power MOSFETs. The easiest way to determine the power dissipated in the MOSFETs is to measure the total conversion loss ($P_{IN} - P_{OUT}$), then subtract the power loss in the capacitors, inductors and LM3000. The resulting power loss is primarily in the switching MOSFETs. Selecting MOSFETs with exposed pads will aid the power dissipation of these devices. Careful attention to $R_{DS(on)}$ at high temperature should be observed.

LM3000 OPERATING LOSS

This term accounts for the current drawn at the VIN pin, used for driving the logic circuitry and the power MOSFETs. For the LM3000, this current is equal to the steady state operating current I_q plus the MOSFET gate charge current I_{GC} , which is defined as:

$$I_{GC} = (Q_{G_HI} + Q_{G_LO}) \times f_{SW} \quad (68)$$

$$P_D = V_{IN} \times (I_q + I_{GC})$$

where

- P_D represents the total power dissipated in the LM3000 (69)

I_q is about 5 mA from the Electrical Characteristics table. The LM3000 has an exposed thermal pad to aid power dissipation.

Layout Considerations

To produce an optimal power solution with a switching converter, as much care must be taken with the layout and design of the printed circuit board as with the component selection. The following are several guidelines to aid in creating a good layout.

KELVIN TRACES FOR GATE DRIVE AND SENSE LINES

The HG and SW pins provide the gate drive and return for the high-side MOSFET. Likewise the LG and PGND pins provide the gate drive and return for the low-side MOSFET. These lines should run as parallel pairs to each MOSFET, being connected as close as possible to the respective MOSFET gate and source. Although it may be difficult in a compact design, these lines should stay away from the output inductor if possible, to avoid stray coupling.

The EA_GND pins should also be connected with a separate Kelvin trace, running from the output ground sense point. The sense output, which is connecting to the top of the feedback resistor divider, should also run with a dedicated Kelvin trace together with the EA_GND. Keep these lines away from the switch node and output inductor to avoid stray coupling. If possible, the FB and EA_GND traces should be shielded from the switch node by ground planes. If necessary, the feedback divider impedance may be lowered to improve noise immunity.

SEPARATE PGND AND SGND

Good layout techniques include a dedicated signal ground plane, usually on an internal layer adjacent to the LM3000 and signal component side of the board. Signal level components like the compensation and feedback resistors should be connected to this internal plane. The SGND pin should connect directly to the DAP, with vias from the DAP to the signal ground plane. Separate power ground plane areas for each phase should be made on the power component side of the board, as well as other layers. This allows separate lines for each PGND pin to connect to its respective power ground plane area at each low-side MOSFET source. The signal ground plane is then connected to a quiet point on each power ground plane area. These connections are typically made at the common input/output power terminals or capacitor returns. An equivalent schematic representation is shown in the Typical Application Schematic of [Figure 43](#).

MINIMIZE THE SWITCH NODE

The copper area that connects the power MOSFETs and output inductor together radiates more EMI as it gets larger. Use just enough copper to give low impedance for the switching currents and provide adequate heat spreading for the MOSFETs.

LOW IMPEDANCE POWER PATH

In a buck regulator the primary switching loop consists of the input capacitor connection to the MOSFETs. Minimizing the area of this loop reduces the stray inductance, which minimizes noise and possible erratic operation. The ceramic input capacitors should be placed as close as possible to the MOSFETs, with the VIN side of the capacitors connected directly to the high-side MOSFET drain, and the PGND side of the capacitors connected as close as possible to the low-side source. The complete power path includes the input capacitors, power MOSFETs, output inductor, and output capacitors. Keep these components on the same side of the board and connect them with thick traces or copper planes. Avoid connecting these components through vias whenever possible, as vias add inductance and resistance. In general, the power components should be kept close together, minimizing the circuit board losses.

Typical Application




Figure 43. Typical Application Schematic

REVISION HISTORY

Changes from Revision A (April 2013) to Revision B	Page
• Changed layout of National Data Sheet to TI format	34

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3000SQ/NOPB	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3000	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3000SQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3000SQ/NOPB	WQFN	RTV	32	1000	210.0	185.0	35.0



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4224386/B 04/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated