




32K/16K x 8, 32K x 9 **Dual-Port Static RAM**

Features


- · True dual-ported memory cells which allow simultaneous access of the same memory location
- 16K x 8 organization (CY7C006A)
- 32K x 8 organization (CY7C007A)
- 16K x 9 organization (CY7C016A)
- 32K x 9 organization (CY7C017A)
- · 0.35-micron CMOS for optimum speed/power
- High-speed access: 12^[1]/15/20 ns
- · Low operating power
 - Active: I_{CC} = 180 mA (typical) — Standby: I_{SB3} = 0.05 mA (typical)
- · Fully asynchronous operation

- · Automatic power-down
- · Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- · INT flags for port-to-port communication
- · Pin select for Master or Slave
- Commercial temperature range
- · Available in 68-pin PLCC (CY7C006A, CY7C007A and CY7C017A), 64-pin TQFP (CY7C006A), and in 80-pin TQFP (CY7C007A and CY7C016A)
- · Pb-Free packages available




- 1. See page 7 for Load Conditions.
- I/O₀—I/O₇ for x8 devices; I/O₀—I/O₈ for x9 devices.
 BUSY is an output in master mode and an input in slave mode.
- 4. A₀-A₁₃ for 16K; A₀-A₁₄ for 32K devices.

Pin Configurations



80-Pin TQFP Top View




Notes:

- 5. This pin is I/O for CY7C017A only.
- 6. A₁₄ is a no connect pin for 16K devices.

Pin Configurations (continued)

64-Pin TQFP Top View



Selection Guide

| | CY7C006A CY7C007A CY7C016A CY7C017A -12 ^[1] | CY7C006A CY7C007A CY7C016A CY7C017A -15 | CY7C006A CY7C007A CY7C016A CY7C017A -20 |
|---|--|---|---|
| Maximum Access Time (ns) | 12 | 15 | 20 |
| Typical Operating Current (mA) | 195 | 190 | 180 |
| Typical Standby Current for I _{SB1} (mA) (Both Ports TTL Level) | 55 | 50 | 45 |
| Typical Standby Current for I _{SB3} (mA) (Both Ports CMOS Level) | 0.05 | 0.05 | 0.05 |



Pin Definitions

| Left Port | Right Port | Description |
|--------------------------------------|--------------------------------------|---|
| CEL | CER | Chip Enable |
| R/\overline{W}_L | R/W _R | Read/Write Enable |
| ŌĒL | ŌĒR | Output Enable |
| A _{0L} -A _{14L} | A _{0R} -A _{14R} | Address |
| I/O _{0L} –I/O _{8L} | I/O _{0R} –I/O _{8R} | Data Bus Input/Output (I/O ₀ -I/O ₇ for x8 devices and I/O ₀ -I/O ₈ for x9) |
| SEML | SEMR | Semaphore Enable |
| ĪNT _L | ĪNT _R | Interrupt Flag |
| BUSY _L | BUSY _R | Busy Flag |
| M/S | | Master or Slave Select |
| V _{CC} | | Power |
| GND | | Ground |
| NC | | No Connect |

Architecture

The CY7C006A, CY7C007A, CY7C016A and CY7C017A consist of an array of 32K/16K words of 8 bits and 32K words of 9 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two Interrupt (INT) pins can be utilized for port-to-port communication. Two Semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own Output Enable control (OE), which allows data to be read from the device.

Functional Description

The CY7C006A, CY7C007A, CY7C016A, and CY7C017A are low-power CMOS 32K x 8/9 and 16K x 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable (CE), Read or Write Enable (R/W), and Output Enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag

(INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature <u>is</u> controlled independently on each port by a Chip Select (CE) pin.

The CY7C006A, CY7C007A, and CY7C017A are available in 68-pin PLCC packages, the CY7C006A is also available in 64-pin TQFP, and the CY7C007A and CY7C016A are also available in 80-pin TQFP packages.

Write Operation

Data \underline{m} ust be set up for a duration of t_{SD} before the rising edge of R/W in order to guarantee \underline{a} valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the \overline{CE} pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port $t_{\mbox{\scriptsize DDD}}$ after the data is presented on the other port.

Read Operation

When reading the device, the user must assert both the OE and CE pins. Data will be available t_{ACE} after CE or t_{DOE} after OE is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and OE must also be asserted.

Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF) is the mailbox for the right port and the second-highest memory location (7FFE) is the mailbox for the left port. When one port writes to



the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

Busy

The CY7C006A, CY7C007A, CY7C016A and CY7C017A provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' \overline{CE} s are asserted and an address match occurs within t_{PS} of each other, the busy logic will determine which port has access. If t_{PS} is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. \overline{BUSY} will be asserted t_{BLA} after an address match or t_{BLC} after \overline{CE} is taken LOW.

Master/Slave

A M/\overline{S} pin is provided in order to expand the word width by configuring the device as either a master or <u>a slave</u>. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t_{BLC} or t_{BLA}), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/\overline{S} pin <u>allows</u> the device to be <u>used as</u> a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

Semaphore Operation

The CY7C006A, CY7C007A, CY7C016A and CY7C017A provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve

resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SOP} before attempting to read the semaphore. The semaphore value will be available t_{SWRD} + t_{DOE} after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A_{0-2} represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O₀ is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\rm SPS}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



CY7C006A/CY7C007A CY7C016A/CY7C017A

Maximum Ratings^[7]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied.....-55°C to +125°C Supply Voltage to Ground Potential -0.3V to +7.0V DC Voltage Applied to Outputs

DC Input Voltage^[8].....-0.5V to +7.0V Output Current into Outputs (LOW)......20 mA Static Discharge Voltage.....>2001V Latch-Up Current>200 mA

Operating Range

| Range | Ambient Temperature | V _{CC} |
|------------|------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |

in High Z State-0.5V to +7.0V **Electrical Characteristics** Over the Operating Range

| | | | | | | C | Y7C006 Y7C007 Y7C016 Y7C017 | A A | | | | |
|------------------|--|--------|------|---------------------------|------|------|--------------------------------------|--------|------|------|------|------|
| | | | | -12 ^[1] | | | -15 | | | -20 | | |
| Parameter | Description | | Min. | Тур. | Max. | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit |
| V _{OH} | Output HIGH Voltage (V _{CC} = Min., I _{OH} = -4.0 mA) | | 2.4 | | | 2.4 | | | 2.4 | | | V |
| V _{OL} | Output LOW Voltage (V _{CC} = Min., I _{OH} = +4.0 mA) | | | | 0.4 | | | 0.4 | | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | | | 2.2 | | | 2.2 | | | ٧ |
| V _{IL} | Input LOW Voltage | | | | 0.8 | | | 0.8 | | | 0.8 | ٧ |
| l _{OZ} | Output Leakage Current | | -10 | | 10 | -10 | | 10 | -10 | | 10 | μА |
| I _{CC} | Operating Current | Com'l. | | 195 | 325 | | 190 | 280 | | 180 | 275 | mA |
| | (V _{CC} = Max., I _{OUT} = 0 mA) Outputs Disabled | Ind. | | | | | 215 | 305 | | | | mA |
| I _{SB1} | Standby Current | Com'l. | | 55 | 75 | | 50 | 70 | | 45 | 65 | mA |
| | $\frac{\text{(Both Ports TTL Level)}}{\text{CE}_L \& \text{CE}_R \ge \text{V}_{\text{IH}}, \text{f} = \text{f}_{\text{MAX}}}$ | Ind. | | | | | 65 | 95 | | | | mA |
| I _{SB2} | Standby Current | Com'l. | | 125 | 205 | | 120 | 180 | | 110 | 160 | mA |
| | $\frac{\text{(One Port TTL Level)}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f} = \text{f}_{MAX}}$ | Ind. | | | | | 135 | 205 | | | | mA |
| I _{SB3} | Standby Current | Com'l. | | 0.05 | 0.5 | | 0.05 | 0.5 | | 0.05 | 0.5 | mA |
| | | Ind. | | | | | 0.05 | 0.5 | | | | mA |
| I _{SB4} | Standby Current | Com'l. | | 115 | 185 | | 110 | 160 | | 100 | 140 | mA |
| | $\frac{(\text{One Port CMOS Level})}{ CE_R } \frac{ CE_L }{ CE_R } = V_{IH}, f = f_{MAX}^{[8, 9]}$ | Ind. | | | • | | 125 | 175 | | | • | mA |

Capacitance Table^[10]


| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|------------------------------------|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C$, $f = 1$ MHz, | 10 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 10 | pF |


- 7. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
- 8. Pulse width < 20 ns.
- 9. f_{MAX} = 1/t_{RC} = All inputs cycling at f = 1/t_{RC} (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby l_{SB3}.

 10. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms







- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)
- (c) Three-State Delay (Load 2)


(Used for t_{LZ} , t_{HZ} , t_{HZWE} , & t_{LZWE} including scope and jig)

AC Test Loads (Applicable to -12 only)[11]





(a) Load 1 (-12 only)



(b) Load Derating Curve

Note:

11. Test Conditions: C = 10 pF.



Switching Characteristics Over the Operating Range^[12]

| READ CYCLE I_RC | | | CY7C006A CY7C007A CY7C016A CY7C017A | | | | | | |
|--|---------------------------------------|-------------------------------------|--|----------------------------|------|------|------|------|------|
| READ CYCLE I _{RC} | | | -1 | -12 ^[1] -15 -20 | | | | 20 | |
| Inc. Read Cycle Time 12 15 20 Ina. Address to Data Valid 12 15 20 Itana Output Hold From Address Change 3 3 3 3 Ina. OE LOW to Data Valid 12 15 20 Ina. OE LOW to Data Valid 8 10 12 Ina. OE LOW to Low Z 3 3 3 Ina. OE LOW to Low Z 3 3 3 Ina. OE HIGH to High Z 10 10 12 Ina. OE HIGH to High Z 10 10 12 Ina. OE LOW to Low Z 3 3 3 3 Ina. OE HIGH to High Z 10 10 12 12 Ina. OE LOW to Power-Up 0 0 0 0 0 Ipplite OE HIGH to Power-Down 12 15 20 12 15 20 WRITE CYCLE Ina. 12 15 | Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| to t | READ CYCLE | | | | | | | | |
| Color | t _{RC} | Read Cycle Time | 12 | | 15 | | 20 | | ns |
| Table Tabl | t _{AA} | Address to Data Valid | | 12 | | 15 | | 20 | ns |
| The column The | | Output Hold From Address Change | 3 | | 3 | | 3 | | ns |
| Table Tabl | t _{ACE} ^[13] | CE LOW to Data Valid | | 12 | | 15 | | 20 | ns |
| tHZOE Email of the transfer of the tra | t _{DOE} | OE LOW to Data Valid | | 8 | | 10 | | 12 | ns |
| t_{LZCE}[14, 15, 16] ŒE LOW to Low Z 3 3 3 t_{HZCE}[14, 15, 16] ŒE HIGH to High Z 10 10 12 t_{PQ}[16] ŒE LOW to Power-Up 0 0 0 t_{PQ}[16] ŒE HIGH to Power-Down 12 15 20 WRITE CYCLE twc Write Cycle Time 12 15 20 t_SCE[13] ŒE LOW to Write End 10 12 15 t_AW Address Valid to Write End 10 12 15 t_HA Address Hold From Write End 0 0 0 t_HA Address Set-Up to Write Start 0 0 0 t_BA[13] Address Set-Up to Write Start 0 0 0 t_PWE Write Pulse Width 10 12 15 t_BD Data Hold From Write End 10 10 15 t_HD[19] Data Hold From Write End 0 0 0 0 t_HZWE ^[15, 16] R/W LOW to High Z 10 | | OE LOW to Low Z | 3 | | 3 | | 3 | | ns |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | OE HIGH to High Z | | 10 | | 10 | | 12 | ns |
| tpu[16] CE LOW to Power-Up 0 0 0 tpp[16] CE HIGH to Power-Down 12 15 20 WRITE CYCLE twc Write Cycle Time 12 15 20 tscE[13] CE LOW to Write End 10 12 15 taw Address Valid to Write End 10 12 15 tha Address Hold From Write End 0 0 0 0 tyme Write Pulse Width 10 12 15 15 tsp Data Set-Up to Write Start 0 0 0 0 0 tyme Write Pulse Width 10 12 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 16 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 | | CE LOW to Low Z | 3 | | 3 | | 3 | | ns |
| tpu[16] CE LOW to Power-Up 0 0 0 tpp[16] CE HIGH to Power-Down 12 15 20 WRITE CYCLE twc Write Cycle Time 12 15 20 tscE[13] CE LOW to Write End 10 12 15 taw Address Valid to Write End 10 12 15 tha Address Hold From Write End 0 0 0 0 tyme Write Pulse Width 10 12 15 15 tsp Data Set-Up to Write Start 0 0 0 0 0 tyme Write Pulse Width 10 12 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 16 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 | t _{HZCE} [14, 15, 16] | CE HIGH to High Z | | 10 | | 10 | | 12 | ns |
| WRITE CYCLE twc Write Cycle Time 12 15 20 t _{SCE} ^[13] CE LOW to Write End 10 12 15 t _{AW} Address Valid to Write End 10 12 15 t _{HA} Address Hold From Write End 0 0 0 t _{BA} ^[13] Address Set-Up to Write Start 0 0 0 t _{PWE} Write Pulse Width 10 12 15 t _{SD} Data Set-Up to Write End 10 10 15 t _{HD} ^[19] Data Hold From Write End 0 0 0 t _{HZWE} ^[15, 16] R/W LOW to High Z 10 10 12 t _{LZWE} ^[15, 16] R/W HIGH to Low Z 3 3 3 t _{WDD} ^[17] Write Pulse to Data Delay 25 30 45 t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] 12 15 20 t _{BHA} BUSY LOW from Address Mismatch 12 15 | t _{PU} ^[16] | CE LOW to Power-Up | 0 | | 0 | | 0 | | ns |
| twc Write Cycle Time 12 15 20 t _{SCE} ^[13] ŒE LOW to Write End 10 12 15 t _{AW} Address Valid to Write End 10 12 15 t _{HA} Address Sal Underson Write End 0 0 0 t _{HA} Address Set-Up to Write Start 0 0 0 t _{SA} ^[13] Address Set-Up to Write Start 0 0 0 t _{PWE} Write Pulse Width 10 12 15 t _{SD} Data Set-Up to Write End 10 10 15 t _{HD} ^[19] Data Hold From Write End 0 0 0 t _{HZWE} ^[15, 16] R/W LOW to High Z 10 10 12 t _{LZWE} ^[15, 16] R/W LOW to High Z 3 3 3 t _{WDD} ^[17] Write Pulse to Data Delay 25 30 45 t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] t _{BLA} BUSY LOW from Address Mismatch | t _{PD} ^[16] | CE HIGH to Power-Down | | 12 | | 15 | | 20 | ns |
| tsce[13] CE LOW to Write End 10 12 15 taw Address Valid to Write End 10 12 15 tha Address Hold From Write End 0 0 0 tsa(13] Address Set-Up to Write Start 0 0 0 tpwe Write Pulse Width 10 12 15 tsD Data Set-Up to Write End 10 10 15 tHD[19] Data Hold From Write End 0 0 0 tHZWE[15, 16] R/W LOW to High Z 10 10 12 tLZWE[15, 16] R/W HIGH to Low Z 3 3 3 twoDD[17] Write Pulse to Data Delay 25 30 45 tDDD[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING[18] tBLA BUSY LOW from Address Mismatch 12 15 20 tBLA BUSY LOW from CE LOW 12 15 20 | WRITE CYCLE | | | | | | | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | t _{WC} | Write Cycle Time | 12 | | 15 | | 20 | | ns |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | t _{SCE} ^[13] | CE LOW to Write End | 10 | | 12 | | 15 | | ns |
| t _{SA} [13] Address Set-Up to Write Start 0 0 0 t _{PWE} Write Pulse Width 10 12 15 t _{SD} Data Set-Up to Write End 10 10 15 t _{HD} [19] Data Hold From Write End 0 0 0 t _{HZWE} [15, 16] R/W LOW to High Z 10 10 12 t _{LZWE} [15, 16] R/W HIGH to Low Z 3 3 3 t _{WDD} [17] Write Pulse to Data Delay 25 30 45 t _{DDD} [17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] t _{BLA} BUSY LOW from Address Match 12 15 20 t _{BHA} BUSY LOW from CE LOW 12 15 20 | | Address Valid to Write End | 10 | | 12 | | 15 | | ns |
| tpwe Write Pulse Width 10 12 15 tsD Data Set-Up to Write End 10 10 15 tHD ^[19] Data Hold From Write End 0 0 0 tHZWE ^[15, 16] R/W LOW to High Z 10 10 12 tLZWE ^[15, 16] R/W HIGH to Low Z 3 3 3 tWDD ^[17] Write Pulse to Data Delay 25 30 45 tDDD ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] tBLA BUSY LOW from Address Match 12 15 20 tBHA BUSY LOW from CE LOW 12 15 20 | t _{HA} | Address Hold From Write End | 0 | | 0 | | 0 | | ns |
| t _{SD} Data Set-Up to Write End 10 15 t _{HD} ^[19] Data Hold From Write End 0 0 0 t _{HZWE} ^[15, 16] R/W LOW to High Z 10 10 12 t _{LZWE} ^[15, 16] R/W HIGH to Low Z 3 3 3 t _{WDD} ^[17] Write Pulse to Data Delay 25 30 45 t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] t _{BLA} BUSY LOW from Address Match 12 15 20 t _{BHA} BUSY LOW from CE LOW 12 15 20 t _{BLC} BUSY LOW from CE LOW 12 15 20 | t _{SA} ^[13] | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| tHD Data Hold From Write End 0 0 0 tHZWE R/W LOW to High Z 10 10 12 tLZWE R/W HIGH to Low Z 3 3 3 tWDD R/W HIGH to Low Z 3 3 3 tWDD Write Pulse to Data Delay 25 30 45 tDDD Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING EVENT TIMING TIMING 12 15 20 tBLA BUSY LOW from Address Match 12 15 20 tBLA BUSY LOW from CE LOW 12 15 20 | t _{PWE} | Write Pulse Width | 10 | | 12 | | 15 | | ns |
| thtwo [15, 16] R/W LOW to High Z 10 10 12 ttwo [15, 16] R/W HIGH to Low Z 3 3 3 two [17] Write Pulse to Data Delay 25 30 45 to [17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING [18] 8 8 8 12 15 20 tb ABA BUSY LOW from Address Mismatch 12 15 20 tb BLC BUSY LOW from CE LOW 12 15 20 | t _{SD} | Data Set-Up to Write End | 10 | | 10 | | 15 | | ns |
| t _{LZWE} ^[15, 16] R/W HIGH to Low Z 3 3 3 t _{WDD} ^[17] Write Pulse to Data Delay 25 30 45 t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] 5 30 45 | t _{HD} ^[19] | Data Hold From Write End | 0 | | 0 | | 0 | | ns |
| t _{LZWE} ^[15, 16] R/W HIGH to Low Z 3 3 3 t _{WDD} ^[17] Write Pulse to Data Delay 25 30 45 t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] 5 30 45 | t _{HZWE} ^[15, 16] | R/W LOW to High Z | | 10 | | 10 | | 12 | ns |
| t _{WDD} ^[17] Write Pulse to Data Delay 25 30 45 t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] t _{BLA} BUSY LOW from Address Match 12 15 20 t _{BHA} BUSY HIGH from Address Mismatch 12 15 20 t _{BLC} BUSY LOW from CE LOW 12 15 20 | t _{LZWE} [15, 16] | R/W HIGH to Low Z | 3 | | 3 | | 3 | | ns |
| t _{DDD} ^[17] Write Data Valid to Read Data Valid 20 25 30 BUSY TIMING ^[18] t _{BLA} BUSY LOW from Address Match 12 15 20 t _{BHA} BUSY HIGH from Address Mismatch 12 15 20 t _{BLC} BUSY LOW from CE LOW 12 15 20 | | Write Pulse to Data Delay | | 25 | | 30 | | 45 | ns |
| BUSY TIMING ^[18] t _{BLA} BUSY LOW from Address Match 12 15 20 t _{BHA} BUSY HIGH from Address Mismatch 12 15 20 t _{BLC} BUSY LOW from CE LOW 12 15 20 | | Write Data Valid to Read Data Valid | | 20 | | 25 | | 30 | ns |
| t _{BHA} BUSY HIGH from Address Mismatch 12 15 20 t _{BLC} BUSY LOW from CE LOW 12 15 20 | | [18] | I . | | | | ı | | I. |
| t _{BLC} BUSY LOW from CE LOW 12 15 20 | t _{BLA} | BUSY LOW from Address Match | | 12 | | 15 | | 20 | ns |
| t _{BLC} BUSY LOW from CE LOW 12 15 20 | t _{BHA} | BUSY HIGH from Address Mismatch | | 12 | | 15 | | 20 | ns |
| | | BUSY LOW from CE LOW | | 12 | | 15 | | 20 | ns |
| Light Pool i light of their | t _{BHC} | BUSY HIGH from CE HIGH | | 12 | | 15 | | 17 | ns |
| | | Port Set-Up for Priority | 5 | | 5 | | 5 | | ns |

Notes:

^{12.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified $I_{O/I}/O_H$ and 30-pF load capacitance.

13. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{SCE} time.

^{14.} At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZOE} is less than t_{LZCE} .

^{15.} Test conditions used are Load 3.

^{16.} This parameter is guaranteed but not tested.

^{17.} For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

^{18.} Test conditions used are Load 2.

^{19.} For 15 ns industrial parts $t_{\mbox{\scriptsize HD}}$ Min. is 0.5 ns.



Switching Characteristics Over the Operating Range^[12] (continued)


| | | | CY7C006A CY7C007A CY7C016A CY7C017A | | | | | |
|----------------------------------|-----------------------------------|------|--|------|------|------|------|------|
| | | -1 | 2 ^[1] | _ | 15 | - | 20 | |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| t _{WB} | R/W HIGH after BUSY (Slave) | 0 | | 0 | | 0 | | ns |
| t _{WH} | R/W HIGH after BUSY HIGH (Slave) | 11 | | 13 | | 15 | | ns |
| t _{BDD} ^[20] | BUSY HIGH to Data Valid | | 12 | | 15 | | 20 | ns |
| INTERRUPT T | IMING ^[18] | | | | | | | |
| t _{INS} | INT Set Time | | 12 | | 15 | | 20 | ns |
| t _{INR} | INT Reset Time | | 12 | | 15 | | 20 | ns |
| SEMAPHORE | TIMING | | | | | | | |
| t _{SOP} | SEM Flag Update Pulse (OE or SEM) | 10 | | 10 | | 10 | | ns |
| t _{SWRD} | SEM Flag Write to Read Time | 5 | | 5 | | 5 | | ns |
| t _{SPS} | SEM Flag Contention Window | 5 | | 5 | | 5 | | ns |
| t _{SAA} | SEM Address Access Time | | 12 | | 15 | | 20 | ns |

Data Retention Mode

The CY7C006A, CY7C007A, CY7C016A, and CY7C017A are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip Enable (CE) must be held HIGH during data retention, within V_{CC} to $V_{CC} - 0.2V$.
- 2. $\overline{\text{CE}}$ must be kept between V_{CC} 0.2V and 70% of V_{CC} during the power-up and power-down transitions.
- 3. The RAM can begin operation $>t_{RC}$ after V_{CC} reaches the minimum operating voltage (4.5 volts).


Timing



| Parameter | Test Conditions ^[21] | Max. | Unit |
|--------------------|---------------------------------|------|------|
| ICC _{DR1} | @ VCC _{DR} = 2V | 1.5 | mA |

Switching Waveforms

Read Cycle No. 1 (Either Port Address Access)[22, 23, 24]




- 20. $\underline{t_{RDD}}$ is a calculated parameter and is the greater of t_{WDD} – t_{PWE} (actual) or t_{DDD} – t_{SD} (actual). 21. $\overline{CE} = V_{CC}$, $V_{in} = GND$ to V_{CC} , $T_A = 25^{\circ}C$. This parameter is guaranteed but not tested. 22. R/\overline{W} is HIGH for read cycles.


- 23. <u>Device</u> is continuously selected $\overline{CE} = V_{IL}$. This waveform cannot be used for semaphore reads.
- 24. $\overline{OE} = V_{IL}$.



Read Cycle No. 2 (Either Port $\overline{\text{CE}/\text{OE}}$ Access)[22, 25, 26]



Read Cycle No. 3 (Either Port) [22, 24, 25, 26]




Notes:


25. Address valid prior to or coincident with \overline{CE} transition LOW.
26. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$.



Write Cycle No. 1: R/W Controlled Timing [27, 28, 29, 30]



Write Cycle No. 2: CE Controlled Timing [27, 28, 29, 34]



Notes:

- 27. R/W or CE must be HIGH during all address transitions.

- 27. A/W of CE hitst be HiGH during all address transitions.
 28. A write occurs during the overlap (t_{SCE} or t_{PWE}) of <u>a LOW CE</u> or SEM.
 29. t_{HA} is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
 30. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or (t_{HZWE} + t_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD}. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as either to the required t as short as the specified them.

 31. To access RAM, CE = V_{IL}, SEM = V_{IH}.


 32. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.

 33. During this period, the I/O pins are in the output state, and input signals must not be applied.


 34. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



Semaphore Read After Write Timing, Either Side^[35]




Timing Diagram of Semaphore Contention [36, 37, 38]




- **Notes:** 35. $\overline{\text{CE}}$ = HIGH for the duration of the above timing (both write and read cycle). 36. I/O_{0R} = I/O_{0L} = LOW (request semaphore); $\overline{\text{CE}}_R = \overline{\overline{\text{CE}}}_L$ = HIGH.
- 37. Semaphores are reset (available to both ports) at cycle start.
- 38. If t_{SPS} is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



Timing Diagram of Read with BUSY (M/S=HIGH)[39]



Write Timing with Busy Input (M/S=LOW)




Note: $39.\overline{CE}_L = \overline{CE}_R = LOW.$




Busy Timing Diagram No. 1 (CE Arbitration)[40]

CE_| Valid First:




CE_R Valid First:




Busy Timing Diagram No. 2 (Address Arbitration)^[40]

Left Address Valid First:



Right Address Valid First:




Note:

40. If t_{PS} is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



Interrupt Timing Diagrams



- 41.1 $_{\text{HA}}$ depends on which enable pin $(\overline{\text{CE}}_{\text{L}} \text{ or } R_{\text{L}} \overline{\text{W}}_{\text{L}})$ is deasserted first. 42.1 $_{\text{INS}}$ or t_{INR} depends on which enable pin $(\overline{\text{CE}}_{\text{L}} \text{ or } R_{\text{L}} \overline{\text{W}}_{\text{L}})$ is asserted last.



Table 1. Non-Contending Read/Write

| | Inputs | | Inputs Outputs | | | | | | |
|----|---------------|---|----------------|------------------------------------|-----------------------------|--|--|--|--|
| CE | CE R/W OE SEM | | | I/O ₀ -I/O ₈ | Operation | | | | |
| Н | Х | X | Н | High Z | Deselected: Power-Down | | | | |
| Н | Н | L | L | Data Out | Read Data in Semaphore Flag | | | | |
| Х | Х | Н | Х | High Z | I/O Lines Disabled | | | | |
| Н | | Χ | L | Data In | Write into Semaphore Flag | | | | |
| L | Н | L | Н | Data Out | Read | | | | |
| L | L | Χ | Н | Data In | Write | | | | |
| L | Х | Х | L | | Not Allowed | | | | |

Table 2. Interrupt Operation Example (assumes $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH}$)

| | | Left Port | | | | | Right Port | | | | |
|-----------------------------------|--------------------|---|---|------|-------------------|---|------------|-----|---------------------|-------------------|--|
| Function | R/\overline{W}_L | R/W_L \overline{CE}_L \overline{OE}_L \overline{A}_{0L-14L} \overline{INT}_L \overline{INT}_L | | | | | CER | OER | A _{0R-14R} | INTR | |
| Set Right INT _R Flag | L | L | Χ | 7FFF | Χ | Х | Χ | Χ | Х | L ^[44] | |
| Reset Right INT _R Flag | Χ | Χ | Χ | Х | Χ | Х | L | L | 7FFF | H ^[43] | |
| Set Left INT _L Flag | Χ | Χ | Χ | Х | L ^[43] | L | L | Χ | 7FFE | Х | |
| Reset Left INT _L Flag | Х | L | L | 7FFE | H ^[44] | Х | Х | Х | Х | Х | |

Table 3. Semaphore Operation Example

| Function | I/O ₀ -I/O ₈ Left | I/O ₀ –I/O ₈ Right | Status |
|----------------------------------|---|--|--|
| No action | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left Port has semaphore token |
| Right port writes 0 to semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left port writes 1 to semaphore | 1 | 0 | Right port obtains semaphore token |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Right port writes 0 to semaphore | 1 | 0 | Right port has semaphore token |
| Right port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore free |

Notes: 43. If $\overline{\text{BUSY}}_R = \text{L}$, then no change. 44. If $\overline{\text{BUSY}}_L = \text{L}$, then no change.



Ordering Information

16K x8 Asynchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-------------------|----------------|-----------------|--|--------------------|
| 12 ^[1] | CY7C006A-12AC | A65 | 64-Pin Thin Quad Flat Pack | Commercial |
| | CY7C006A-12JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| 15 | CY7C006A-15AC | A65 | 64-Pin Thin Quad Flat Pack | Commercial |
| | CY7C006A-15AXC | A65 | 64-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| | CY7C006A-15JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| 20 | CY7C006A-20AC | A65 | 64-Pin Thin Quad Flat Pack | Commercial |
| | CY7C006A-20AXC | A65 | 64-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| | CY7C006A-20AI | A65 | 64-Pin Thin Quad Flat Pack | Industrial |
| | CY7C006A-20AXI | A65 | 64-Pin Pb-Free Thin Quad Flat Pack | Industrial |
| | CY7C006A-20JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C006A-20JXC | J81 | 68-Pin Pb-Free Plastic Leaded Chip Carrier | Commercial |

32K x8 Asynchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-------------------|----------------|-----------------|--|--------------------|
| 12 ^[1] | CY7C007A-12AC | A80 | 80-Pin Thin Quad Flat Pack | Commercial |
| | CY7C007A-12JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| 15 | CY7C007A-15AC | A80 | 80-Pin Thin Quad Flat Pack | Commercial |
| | CY7C007A-15JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| 20 | CY7C007A-20AC | A80 | 80-Pin Thin Quad Flat Pack | Commercial |
| | CY7C007A-20JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C007A-20JXC | J81 | 68-Pin Pb-Free Plastic Leaded Chip Carrier | Commercial |

16K x9 Asynchronous Dual-Port SRAM


| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-------------------|----------------|-----------------|--|--------------------|
| 12 ^[1] | CY7C016A-12AC | A80 | 80-Pin Plastic Leaded Chip Carrier | Commercial |
| 15 | CY7C016A-15AC | A80 | 80-Pin Plastic Leaded Chip Carrier | Commercial |
| | CY7C016A-15AXC | A80 | 80-Pin Pb-Free Plastic Leaded Chip Carrier | Commercial |
| 20 | CY7C016A-20AC | A80 | 80-Pin Plastic Leaded Chip Carrier | Commercial |

32K x9 Asynchronous Dual-Port SRAM

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|-------------------|---------------|-----------------|------------------------------------|--------------------|
| 12 ^[1] | CY7C017A-12JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| 15 | CY7C017A-15JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |
| 20 | CY7C017A-20JC | J81 | 68-Pin Plastic Leaded Chip Carrier | Commercial |




Package Diagrams







Package Diagrams (continued)

80-Pin Thin Plastic Quad Flat Pack A80 80-Pin Pb-Free Thin Plastic Quad Flat Pack A80





68-Lead Plastic Leaded Chip Carrier J81 68-Lead Pb-Free Plastic Leaded Chip Carrier J81



All products and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|------|---------|---------------|-----------------|---|
| ** | 110197 | 09/29/01 | SZV | Change from Spec number: 38-00831 to 38-06045 |
| *A | 122295 | 12/27/02 | RBI | Power up requirements added to Maximum Ratings Information |
| *B | 237620 | See ECN | YDT | Removed cross information from features section |
| *C | 345376 | See ECN | AEQ | Removed I-Temp versions for both packages, since they are not valid parnumbers. |
| *D | 387333 | See ECN | PCX | Included Pb-Free Logo Included package: CY7C006A-20AI Included Pb-Free packages: CY7C006A-15AXC, CY7C006A-20AXC, CY7C006A-20AXI, CY7C006A-20JXC, CY7C007A-20JXC, CY7C016A-15AXC |