

# 2-Mbit (128K x 16) Static RAM

#### **Features**

- · Very high speed
  - 55 ns
- · Voltage range
  - -2.7V 3.3V
- Pin-compatible with the CY62136V
- · Ultra-low active power
  - Typical active current: 1.5 mA @ f = 1 MHz
  - Typical active current: 7 mA @ f = f<sub>Max</sub> (55 ns speed)
- · Low standby power
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- · Automatic power-down when deselected
- CMOS for optimum speed/power
- Available in Pb-free and non Pb-free 48-ball VFBGA package


## Functional Description<sup>[1]</sup>

The CY62136CV30 is high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current.

This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ( $\overline{CE}$  HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.




### **Product Portfolio**

							Powe	r Dissipa	ation	
					0	perating	j, I <sub>CC</sub> (m <i>l</i>	4)		
	v	CC Range (\	Chand	f = 1	MHz	f = 1	Max	Stand	by, I <sub>SB2</sub> (μΑ)	
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[2]</sup>	V <sub>CC(max.)</sub>	Speed (ns)	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.
CY62136CV30LL	2.7	3.0	3.3	55	1.5	3	7	15	2	10
				70	1.5	3	5.5	12		

## Pin Configuration<sup>[3, 4]</sup>

## 48-ball VFBGA **Top View**



- Notes:
  2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.
  3. NC pins are not connected to the die.
  4. E3 (DNU) pin have to be left floating or tied to V<sub>SS</sub> to ensure proper operation.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage to Ground Potential–0.5V to  $V_{CC(max)}$  + 0.5V DC Voltage Applied to Outputs in High-Z State  $^{[5]}$  ......-0.5V to  $V_{CC}$  + 0.3V

DC Input Voltage <sup>[5]</sup>	0.5V to V <sub>CC</sub> + 0.3V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	v <sub>cc</sub>
CY62136CV30	Industrial	-40°C to +85°C	2.7V to 3.3V

## **Electrical Characteristics** Over the Operating Range

				CY6	2136CV	30-55	CY6	2136CV3	30-70	
Parameter	Description	Test Cond	ditions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.7V	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage					V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$	$GND \le V_1 \le V_{CC}$			+1	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{O} \leq V_{CC}, O$	$GND \le V_O \le V_{CC}$ , Output Disabled			+1	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$V_{CC}$ Operating Supply $f = f_{Max} = 1/t_{RC}$ $V_{CC} = 3.3V$		7	15		5.5	12	mA	
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS Levels		1.5	3		1.5	3	
I <sub>SB1</sub>	Automatic CE Power-down Current— CMOS Inputs	$\label{eq:control_control} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V \\ V_{IN} &\geq V_{CC} - 0.2V \\ f &= f_{Max} \ (Address \ a) \\ f &= 0 \ (\overline{OE}, \ \overline{WE}, \ \overline{BH}) \end{split}$		2	10		2	10	μА	
I <sub>SB2</sub>	Automatic CE Power-down Current— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$ , $f = 0, V_{CC} = 3.3V$			2	10		2	10	μА

## Capacitance<sup>[7]</sup>

Parameter	Description Test Conditions		Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ.)}$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

#### Thermal Resistance<sup>[7]</sup>


Parameter	Description	Test Conditions	VFBGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board	55	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		16	°C/W

#### Notes:

- N<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Tested initially and after any design or process changes that may affect these parameters.
   Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100 μs or stable at V<sub>CC(min.)</sub> > 100 μs.



### **AC Test Loads and Waveforms**




Equivalent to: THEVENIN EQUIVALENT  $R_{TH}$  OUTPUT  $V_{Th}$ 

Parameters	3.0V	Unit
R1	1105	Ω
R2	1550	Ω
R <sub>TH</sub>	645	Ω
V <sub>TH</sub>	1.75	V

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.5		V <sub>cc(max)</sub>	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 1.5V, \overline{CE} \ge V_{CC} - 0.2V, \ V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		1	6	μА
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[7]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

## **Data Retention Waveform**





## Switching Characteristics Over the Operating Range<sup>[8]</sup>

		55	ns	70			
Parameter	Description	Min. Max.		Min. Max.		Unit	
Read Cycle							
t <sub>RC</sub>	Read Cycle Time	55		70		ns	
t <sub>AA</sub>	Address to Data Valid		55		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns	
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[9]</sup>	5		5		ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9, 10]</sup>		20		25	ns	
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[9]</sup>	10		10		ns	
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[9, 10]</sup>		20		25	ns	
t <sub>PU</sub>	CE LOW to Power-up	0		0		ns	
t <sub>PD</sub>	CE HIGH to Power-down		55		70	ns	
t <sub>DBE</sub>	BHE/BLE LOW to Data Valid		25		35	ns	
t <sub>LZBE</sub>	BHE/BLE LOW to Low-Z <sup>[9]</sup>	5		5		ns	
t <sub>HZBE</sub>	BHE/BLE HIGH to High-Z <sup>[9, 10]</sup>		20		25	ns	
Write Cycle <sup>[11]</sup>	,	1	1	I	1		
t <sub>WC</sub>	Write Cycle Time	55		70		ns	
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns	
t <sub>AW</sub>	Address Set-up to Write End	45		60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		0		ns	
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns	
t <sub>PWE</sub>	WE Pulse Width	40		45		ns	
t <sub>BW</sub>	BHE/BLE Pulse Width	50		60		ns	
$t_{SD}$	Data Set-up to Write End	25		30		ns	
$t_{HD}$	Data Hold from Write End	0		0		ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[9, 10]</sup>	20		25	ns		
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[9]</sup>	10 10			ns		

#### Notes:

<sup>8.</sup> Test conditions assume signal transition time of 5 ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified |<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance.

9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.


<sup>10.</sup> It<sub>HZOE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the <u>outputs</u> enter <u>a high-impedance</u> state.

11. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




## **Switching Waveforms**

Read Cycle No. 1(Address Transition Controlled)<sup>[12, 13]</sup>



Read Cycle No. 2 (OE Controlled)[13, 14]



#### Notes:

- 12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE} = V_{IL}$ .


  13.  $\overline{WE}$  is HIGH for read cycle.

  14. Address valid prior to or coincident with  $\overline{CE}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.




## **Switching Waveforms**

Write Cycle No. 1 (WE Controlled)[11, 15, 16]



## Write Cycle No. 2 (CE Controlled)[11, 15, 16]




- 15. Data I/O is high-impedance if  $\overline{\text{OE}} = \underline{V_{\text{IH}}}$ 16. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.
  17. During this period, the I/Os are in output state and input signals should not be applied.




## **Switching Waveforms**

Write Cycle No. 3 (WE Controlled, OE LOW)[16]




## Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[16]





## **Typical DC and AC Parameters**

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ )





## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	High Z ( $I/O_8-I/O_{15}$ ); Data Out ( $I/O_0-I/O_7$ )	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	High Z (I/O <sub>8</sub> -I/O <sub>15</sub> ); Data In (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> -I/O <sub>15</sub> ); High Z (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62136CV30LL-55BVI	51-85150	48-ball Fine Pitch BGA (6 x 8 x 1 mm)	Industrial
70	CY62136CV30LL-70BVXI		48-ball Fine Pitch BGA (6 x 8 x 1 mm) Pb-free	

Please contact your local Cypress sales representative for availability of these parts





## **Package Diagram**

#### 48-ball VFBGA (6 x 8 x 1 mm) (51-85150)



TOP VIEW





MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



## **Document History Page**

	Document Title: CY62136CV30 2-Mbit (128K x 16) Static RAM Document Number: 38-05199						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	112379	02/19/02	GAV	New Data Sheet (advance information)			
*A	114023	04/25/02	JUI	Added BV package diagram Changed Advance Information to Preliminary			
*B	117063	07/12/02	MGN	Changed Preliminary to Final			
*C	118121	08/26/02	MGN	Added new part numbers: CY62136CV with wider voltage (2.7V $-$ 3.6V); CY62136CV33 narrower voltage range (3.0V $-$ 3.6V) For T <sub>AA</sub> = 55 ns, improved t <sub>PWE</sub> Min from 45 ns to 40 ns For T <sub>AA</sub> = 70 ns, improved t <sub>PWE</sub> Min from 50 ns to 45 ns For T <sub>AA</sub> = 70 ns, improved t <sub>LZWE</sub> Min from 5 ns to 10 ns			
*D	118622	10/3/02	MGN	Improved Typ. $I_{CC}$ spec. to 7 mA (for 55 ns) and 5.5 mA (for 70 ns) Improved Max $I_{CC}$ spec. to 15 mA (for 55 ns) and 12 mA (for 70 ns) For $T_{AA}$ = 55 ns, improved $t_{LZWE}$ min. from 5 ns to 10 ns Changed upper spec. for Supply Voltage to Ground Potential to $V_{CC(max)}$ + 0.5V Changed upper spec. for DC Voltage Applied to Outputs in High-Z State and DC Input Voltage to $V_{CC}$ + 0.3V			
*E	486789	SEE ECN	VKN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed Part numbers: CY62136CV and CY62136CV33 Updated Ordering Information table			