

DC to 6 GHz, ≤45 dB Envelope Threshold Detector/Trigger

Data Sheet **[ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf)**

FEATURES

Envelope threshold detection and latching Broad input frequency range: dc to 6 GHz ±1.0 dB input range: ≤45 dB ±1.0 dB input level: −30 dBm to +15 dBm at 100 MHz Programmable threshold and latch reset function Propagation delay: 12 ns typical from RFIN to Q/Q latch All functions temperature and supply stable Operates at 3.3 V from −40°C to +105°C Quiescent current: 3.5 mA typical Power-down current: 100 µA typical 16-lead, 3 mm × 3 mm LFCSP package

APPLICATIONS

Wireless power amplifier input and output protection Wireless receiver input protection RF pulse detection and triggering

GENERAL DESCRIPTION

The [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf)¹ is a radio frequency (RF) detector that operates from dc to 6 GHz. It provides a programmable envelope threshold detection function.

The envelope threshold detection function compares the voltage from an internal envelope detector with a user defined input voltage. When the voltage from the envelope detector exceeds the user defined threshold voltage, an internal comparator captures and latches the event to a set or reset (SR) flip flop. The response time from the RF input signal exceeding the user

programmed threshold to the output latching is 12 ns. The latched event is held on the flip flop until a reset pulse is applied.

The RF input of th[e ADL5910 i](http://www.analog.com/ADL5910?doc=ADL5910.pdf)s dc-coupled, allowing operation down to arbitrarily low ac frequencies. It operates on a 3.3 V supply and consumes 3.5 mA. Power-down mode reduces this current to 100 µA when a logic low is applied to the ENBL pin.

The [ADL5910 i](http://www.analog.com/ADL5910?doc=ADL5910.pdf)s supplied in a 3 mm \times 3 mm, 16-lead LFCSP for operation over the wide temperature range of −40°C to +105°C.

¹ Protected by U.S. Patent 9,379,675.

Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5910.pdf&product=ADL5910&rev=0)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2017 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

ADL5910

TABLE OF CONTENTS

REVISION HISTORY

4/2017-Revision 0: Initial Version

SPECIFICATIONS

VPOS = 3.3 V, continuous wave (CW) input, $T_A = 25^{\circ}$ C, and rms capacitance (CRMS) = 10 nF, unless otherwise noted.

Table 1.

Data Sheet **ADL5910**

¹ The slash indicates a range. For example, −0.3/0 means −0.3 to 0.

ABSOLUTE MAXIMUM RATINGS

Table 2.

¹ Drive this parameter from a 50 Ω source. It is input ac-coupled with an external 82.5 Ω shunt resistor, and VPOS = 3.3 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Table 3. Thermal Resistance

¹ Thermal impedance simulated value is based on no airflow with the exposed pad soldered to a 4-layer JEDEC board.

² Thermal impedance from junction to exposed pad on underside of package.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

VPOS = 3.3 V, input levels referred to 50 Ω source. Input RF signal is a sine wave (CW), unless otherwise noted.

Figure 3. V_{IN−} vs. P_{IN} at Various Frequencies

Figure 4. Q Output Response, P_{IN} = Off to 6 dBm, VIN− (400 mV) Set to Trigger at 5 dBm (Overdrive Level = 1 dB)

Figure 5. Q Output Response, P_{IN} = Off to −9 dBm, Overdrive Threshold Voltage Set to Trigger at −10 dBm (Overdrive Level = 1 dB, VIN− = 75 mV)

Figure 6. Q Output Response vs. Load Capacitance, P_{IN} = Off to −10 dBm, Overdrive Threshold Voltage Set to Trigger at −11 dBm (Overdrive Level = 1 dB, VIN− = 65 mV)

Figure 7. Q Output Response, P_{IN} = Off to 10 dBm, VIN− (400 mV) Set to Trigger at 5 dBm (Overdrive Level = 5 dB)

Figure 8. Q Output Response, P_{IN} = Off to -5 dBm, Overdrive Threshold Voltage Set to Trigger at −10 dBm (Overdrive Level = 5 dB, VIN− = 75 mV)

Figure 10. Supply Current vs. P_{IN} for Various Temperatures

Figure 11. Input Return Loss vs. RF Frequency (With and Without External 82.5 Ω Shunt Resistor on RFIN) from 10 MHz to 6 GHz

THEORY OF OPERATION

The [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) is a threshold detector with a 45 dB of detection range at 1.9 GHz and a useable range up to 6 GHz. It features no error ripple over its range, low temperature drift, and very low power consumption.

Figure 12. Functional Block Diagram

The output of the envelope detector drives the noninverting input of a threshold detecting comparator. The inverting input of this comparator is typically driven by a fixed external dc voltage. When the output of the envelope detector exceeds the voltage on the inverting input of the comparator, the comparator goes high. This excursion is then captured and held by an SR flip flop. The state of this flip flop is then held until the level sensitive RST pin is taken high.

$$
VIN - = Slope \times (V_{RFIN} - Intercept)
$$
 (1)

$$
VIN - = Slope \times \left(\sqrt{\frac{R \times \log^{-1} \left(\frac{P_{IN}}{10} \right)}{10^3}} - Interept \right) \tag{2}
$$

BASIC CONNECTIONS

The [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) requires a single supply of 3.3 V. The supply is connected to the VPOS supply pins. Decouple these pins using two capacitors with values equal or similar to those shown in [Figure 13.](#page-10-2) Place these capacitors as close to Pin 5 as possible. Connect Pin 11 (GND) and the exposed pad to a ground plane with low electrical and thermal impedance.

A single-ended input at the RFIN pin drives the [ADL5910.](http://www.analog.com/ADL5910?doc=ADL5910.pdf) Because the input is dc-coupled, an external ac coupling capacitor must be used. A 470 nF capacitor is recommended for applications that require frequency coverage from 6 GHz down to tens of kilohertz. For applications that do not need such low frequency coverage, a larger value of capacitance can be used.

In addition to the ac-coupling capacitor, an external 82.5 Ω shunt resistor is required to provide a wideband input match. [Figure 11](#page-9-0) shows a comparison of the input return loss, with and without the external shunt resistor.

The DECL pin provides a bypass capacitor connection for an on-chip regulator. The DECL pin is connected to ground with a 4.02 $Ω$ resistor and a 0.1 $μ$ F capacitor.

The ENBL pin configures the device enable interface. Connecting the ENBL pin to a logic high signal (2 V to V_{POS}) enables the device, and connecting the pin to a logic low signal (0 V to 0.6 V) disables the device. The exposed pad is internally connected to GND and must be soldered to a low impedance ground plane.

ADL5910 Data Sheet

A threshold voltage is applied to the VIN− input that corresponds to the RF power level at which the circuit trips. When the level on RFIN drives the envelope detector to an output voltage that exceeds the programmed threshold, the comparator output goes high causing the Q output to latch high and the \overline{Q} output to latch low. The levels on Q and Q can be reset by setting the RST pin high (note that the RST function is level triggered, not edge triggered). Q and Q are held at low and high states, respectively, as long as RST is high, even if the RF input level is exceeding the programmed threshold voltage. RST must be taken low for the threshold detection circuit to reactivate.

Q AND Q RESPONSE TIME

[Figure 14](#page-11-1) shows the response of the Q output when the input power exceeds the programmed threshold by approximately 1 dB. The response time from the input power exceeding the threshold to the Q output reaching 50% of its final value is approximately 12 ns.

Figure 14. Q Output Response at 900 MHz, P_{IN} = Off to −9 dBm, Overdrive Threshold Voltage Set to Trigger at −10 dBm (Overdrive Level = 1 dB)

The response time of the Q and Q outputs is somewhat dependent on the level of overdrive with higher overdrive levels, giving a slightly faster response time[. Figure 15](#page-11-2) shows the response of the Q output when the RF input level overdrives the threshold by 5 dB, which reduces the response time to approximately 12 ns. Overdrive levels beyond 5 dB tend not to reduce the response time below this level. Capacitive loading on Q also affects the response time, as shown in [Figure 6.](#page-8-1)

Figure 15. Q Output Response, P_{IN} = Off to -5 dBm, Overdrive Threshold Voltage Set to Trigger at −10 dBm (Overdrive Level = 5 dB, VIN− = 75 mV)

[Figure 16](#page-11-3) shows the response of the Q output, which goes low when the input threshold is exceeded. As shown in [Figure 16,](#page-11-3) the response time of Q is equal to that of the Q output.

Figure 16. \overline{Q} Output Response, P_{IN} = Off to -7 dBm, Overdrive Threshold Voltage Set to Trigger at −10 dBm (Overdrive Level = 3 dB)

SETTING THE VIN− THRESHOLD DETECTION VOLTAGE

[Figure 17](#page-12-1) shows the typical relationship between the voltage on the VIN− pin and the RF input power on the RFIN pin This data is also presented i[n Table 5.](#page-13-0)

Figure 17. Relationship Between the Voltage on the VIN- Pin (V_{IN-}) and the RF Input Power on the RFIN Pin (P_{IN})

Us[e Figure 17](#page-12-1) an[d Table 5 t](#page-13-0)o set the threshold voltage on the VIN− pin. However, because the relationship between the threshold voltage on VIN− and the resulting RF threshold power varies from device to device, there is an error level of up to ±2.5 dB. For example, if the voltage on VIN− is set to cause the circuit to trip when the input power exceeds 0 dBm at 900 MHz $(V_{IN} = 241$ mV fro[m Table 5\)](#page-13-0), the trip point can vary from device to device by ±2.5 dB at frequencies at or above 100 MHz and +2.5 dB to −5.5 dB for frequencies below 100 MHz. In [Table 5,](#page-13-0) no recommended voltages are provided for input power levels less than −25 dBm from 10 MHz to 3.5 GHz and less than −20 dBm at 5.8 GHz because of the increased temperature drift at these input power levels. Likewise, from 10 MHz to 3.5 GHz, no recommended voltages are provided for input power levels more than 13 dBm because at this power level the response of the [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) starts to become more nonlinear.

To set the threshold detect level more precisely, there are two calibration options. A single-point calibration is accomplished easily by applying the threshold trip power level and then adjusting VIN− until Q trips high. Initially, set VIN− to a high level such as 2 V, and then assert RST high and back to low to ensure that Q is low. Next, apply the RF input threshold power level to RFIN. Then, reduce the voltage on VIN− until the Q output goes high. Use this resulting voltage to set the threshold level when the equipment is in operation.

Table 5. Recommended Typical Values for Threshold Voltage (VIN−) When Operating Uncalibrated

1 N/A means not applicable.

Alternatively, by measuring the voltage on the VCAL output pin with and without RF power applied, an equation can be derived that establishes a precise relationship between the VIN− voltage and the associated RF input power trip point.

Within the linear operating range of the [ADL5910,](http://www.analog.com/ADL5910?doc=ADL5910.pdf) there is a linear relationship between VCAL − VCALOFF and the input voltage on RFIN.

$$
VCAL - VCAL_{OFF} = Slope \times (V_{RFIN} - Intercept)
$$
 (3)

where:

VCAL is the measured output voltage on the VCAL pin. $VCAL_{OFF}$ is the measured output voltage on the VCAL pin with no RF input signal applied.

 V_{RFIN} is the RF input power (in dBm) converted into volts rms, that is,

$$
V_{RFIN} = \sqrt{\frac{R \times \log^{-1} \left(\frac{P_{IN}}{10}\right)}{10^3}}
$$
(4)

where:

R is the characteristic impedance (usually 50 Ω). P_{IN} is the RF input power on the RFIN pin in dBm.

Rewriting the equation results in

$$
VCAL - VCALOFF =
$$

\n
$$
Slope \times \left(\sqrt{\frac{R \times \log^{-1} \left(\frac{P_{IN}}{10} \right)}{10^3}} - Intercept \right)
$$
 (5)

The voltage that must be applied to the VIN− pin for a particular input power is equal to (VCAL − VCALOFF). Therefore, Equation 5 can be rewritten as

$$
VIN = Slope \times \left(\sqrt{\frac{R \times \log^{-1} \left(\frac{P_{IN}}{10} \right)}{10^3}} - Intercept \right) \tag{6}
$$

Use a two-point or a three-point calibration to establish the slope and intercept values in Equation 6. The procedure for a twopoint calibration follows:

- 1. With no RF input signal applied, measure the voltage on the VCAL pin (VCALOFF).
- 2. Apply an RF input power that is toward the minimum limit of the RF input range (RFINLOW). Calculate the associated input voltage ($V_{\it RFIN_{LOW}}$) and measure the voltage on the VCAL pin (VCALLOW).
- 3. Apply an RF input power that is toward the maximum limit of the RF input range (RFIN_{HIGH}). Calculate the associated input voltage ($V_{\it RFIN_{\it HIGH}}$) and measure the voltage on the VCAL pin (VCALHIGH) pin.
- 4. Calculate the slope by using the following equation:

 $Slope = (VCAL_{HIGH} - VCAL_{LOW}) / (V_{RFIN_{HIGH}} - V_{RFIN_{LOW}})$

5. Calculate the intercept by using the following equation:

 $Intercept = V_{RFIN} - (VCAL - VCAL_{OFF})/Slope$

When the slope and intercept are known, insert them into Equation 6, where $P_{THRESHOLD}$ is the desired RF power level at which the circuit trips.

$$
VIN = Slope \times \left(\sqrt{\frac{R \times \log^{-1} \left(\frac{P_{THRESHOLD}}{10} \right)}{10^3}} - Intercept \right)
$$

APPLICATIONS INFORMATION **A COMPLETE INPUT PROTECTION CIRCUIT**

[Figure 18](#page-15-2) shows a block diagram of a complete input protection circuit that protects the input to a power amplifier or the input to a receiver to frequencies of approximately 2.6 GHz. This circuit consists of a single-pole, single throw (SPST) switch (for this example, th[e HMC550A\)](http://www.analog.com/HMC550A?doc=ADL5910.pdf), an asymmetrical power splitter/coupler circuit, and the [ADL5910.](http://www.analog.com/ADL5910?doc=ADL5910.pdf) The main signal path is through the coupler and SPST switch. The circuit in this example protects against input levels to the receiver or the power amplifier that exceed 20 dBm.

Under normal operation, the switch is closed. The closed switch results in insertion loss, which is the sum of the switch insertion loss and the insertion loss of the splitter/coupler. In the example shown in [Figure 18,](#page-15-2) the coupling factor is 20 dB, which results in an insertion loss of 1.72 dB. Different resistor values can reduce the insertion loss, which results in a lower level on the coupled signal. The insertion loss of the switch is approximately 0.7 dB, resulting in a total insertion loss of approximately 2.5 dB.

The coupled signal is applied to the RF input of th[e ADL5910.](http://www.analog.com/ADL5910?doc=ADL5910.pdf) Because of the coupling factor of 20 dB, the [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) must be configured to respond to input levels in excess of 2.5 dBm. As is shown i[n Table 5](#page-13-0) an[d Figure 18,](#page-15-2) the threshold level on VIN− must be set to approximately 300 mV. If high triggering precision is required, perform calibration because the threshold voltage for a particular input power level varies from device to device.

When the output of the [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) triggers after an overdrive event, the Q output goes low and opens th[e HMC550A](http://www.analog.com/HMC550A?doc=ADL5910.pdf) switch. When th[e HMC550A](http://www.analog.com/HMC550A?doc=ADL5910.pdf) switch is open, the attenuation in the signal path increases to the specified isolation of the [HMC550A](http://www.analog.com/HMC550A?doc=ADL5910.pdf) switch and the insertion loss of the coupler, ranging from 15 dB to 40 dB based on frequency.

In the example shown i[n Figure 18,](#page-15-2) the \overline{Q} output also drives an interrupt input of a microprocessor or microcontroller. Program the microprocessor or microcontroller to issue short periodic reset pulses. After each reset pulse, th[e ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) either remains reset (if the input level drops below the threshold) or reopens the switch.

Figure 18. A Complete Input Protection Circuit (Power Supply and Decoupling Omitted for Clarity)

RESET ON ENABLE OR AT POWER-UP

The [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) normally powers up with the Q and \overline{Q} outputs high and low, respectively. If a logic low on the Q output is required on power-up or enable, use the circuit shown i[n Figure 19.](#page-16-2) This circuit consists of a capacitor from ENBL to RST and a resistor from RST to ground. When ENBL is asserted, the RST voltage goes high shortly before being pulled back to 0 V by R5.

When the ENBL pin is not used (that is, ENBL is tied to VPOS), tie the C3 capacitor directly to VPOS.

IMPROVING FREQUENCY FLATNESS

For applications where input protection is required over a wide range of input frequencies, use the application circuit shown in [Figure 20](#page-16-3) to compensate for the frequency roll-off of the [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) detector.

Across its full range, the frequency response o[f ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) varies by approximately 9 dB with most of the variation between 2 GHz and 6 GHz. As a result, higher power levels are required at higher frequencies to trip the internal comparator (assuming a constant threshold voltage on the VIN− input pin to the comparator). To compensate for this roll-off, insert a preemphasis filter in front of the RF input. The attenuation of this filter decreases with increasing frequency, resulting in an overall flatter response in the combined filter/detector circuit.

Figure 19. Reset of Q Output on Power-Up/Enable (Additional Connections Omitted for Clarity)

Figure 20. Recommended Schematic for Improving Flatness vs. Frequency Using a Preemphasis Circuit

[Figure 21](#page-17-0) shows the frequency response of this circuit along with the response with no compensation. In this example, the threshold voltage on VIN− was set to 30 mV.

Without Frequency Pre-Emphasis

[Figure 22](#page-17-1) shows the measured input return loss of the circuit.

Figure 22. Input Return Loss o[f ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) with Pre-Emphasis Circuit

EVALUATION BOARD

The [ADL5910-EVALZ](http://www.analog.com/ADL5910?doc=ADL5910.pdf) is a fully populated, 4-layer, FR4 evaluation board that includes an SPST and an asymmetrical power coupling circuit. In its default configuration, the circuit operates as a complete input protection circuit that can connect to the input of a receiver or a power amplifier. A single 3.3 V power supply (VPOS) and GND test loops provide power for the complete board.

The primary signal path on the evaluation board is from the RFIN_SW SMA connector to the RFOUT_SW SMA connector. In this path, there is [a HMC550A](http://www.analog.com/HMC550A?doc=ADL5910.pdf) SPST switch and an asymmetrical power splitter/coupler. The insertion loss of the splitter/coupler is 1.72 dB, which combines with the insertion loss o[f HMC550A \(](http://www.analog.com/HMC550A?doc=ADL5910.pdf)0.7 dB typical) to product a total signal path loss of approximately 2.5 dB.

The coupling factor of the splitter/coupler is 20 dB, that is, the signal level between R47 and R45 with respect to the signal level at the input of R46.

The coupled signal is applied at the RF input o[f ADL5910.](http://www.analog.com/ADL5910?doc=ADL5910.pdf) The threshold level of th[e ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) is set by an on-board mechanical

potentiometer, R8 (an external voltage can also be applied to the VNEXT SMA connector or to the VIN− yellow test loop).

When the RF input level exceeds the equivalent voltage level on VIN−, the Q output of th[e ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) opens the [HMC550A,](http://www.analog.com/HMC550A?doc=ADL5910.pdf) which increases the signal path attenuation to between −40 dB and −20 dB (based on the input frequency). The inline attenuation is the off isolation of the switch. An overdrive trigger also turns on a flashing LED on the evaluation board that is driven by the Q output of th[e ADL5910.](http://www.analog.com/ADL5910?doc=ADL5910.pdf) To reset the [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) outputs, press the S1 push down switch.

The evaluation board can also be configured for standalone testing of the [ADL5910](http://www.analog.com/ADL5910?doc=ADL5910.pdf) by removing R16, placing a 0 Ω resistor on the R9 pad, and applying the RF input signal on the RFIN_ADL5910 SMA connector.

The evaluation board also includes a series of pads in the signal chain that are adjacent to the RF input of the [ADL5910.](http://www.analog.com/ADL5910?doc=ADL5910.pdf) Place capacitors and inductors on these pads to improve RF flatness (see th[e Applications Information](#page-15-0) section).

Detailed configuration options for the evaluation board are listed in [Table 6.](#page-19-0)

Figure 23. Evaluation Board Schematic

Figure 24. Evaluation Board Layout

Table 6. Evaluation Board Configuration Options

¹ DNI means do not install.

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

www.analog.com