

## NDS9435



### Single P-Channel Enhancement Mode Field Effect Transistor

#### General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### Features

- -4.6A, -30V,  $R_{DS(on)} = 0.07\Omega$  @  $V_{GS} = -10V$ .
- High density cell design for extremely low  $R_{DS(on)}$ .
- High power and current handling capability in a widely used surface mount package.



#### Absolute Maximum Ratings $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDS9435	Units
$V_{DSS}$	Drain-Source Voltage	-30	V
$V_{DGR}$	Drain-Gate Voltage ( $R_{GS} \leq 1 M\Omega$ )	-30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current - Continuous $T_A = 25^\circ C$	$\pm 4.6$	A
	- Continuous $T_A = 70^\circ C$	$\pm 4.1$	
	- Pulsed $T_A = 25^\circ C$	$\pm 15$	
$P_D$	Maximum Power Dissipation	2.5 (Note 1)	W
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C

#### THERMAL CHARACTERISTICS

$R_{QJA}$	Thermal Resistance, Junction-to-Ambient	50 (Note 1)	°C/W
$R_{QJC}$	Thermal Resistance, Junction-to-Case	25 (Note 1)	°C/W


**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_b = -250 \mu\text{A}$	-30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -24 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$			-1	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			100	nA
$I_{\text{GSSR}}$	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_b = -250 \mu\text{A}$ $T_J = 125^\circ\text{C}$	-1	-2	-3	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10 \text{ V}$ , $I_b = -4.6 \text{ A}$ $T_J = 125^\circ\text{C}$		0.054	0.07	$\Omega$
		$V_{\text{GS}} = -6 \text{ V}$ , $I_b = -4.1 \text{ A}$		0.075	0.105	
		$V_{\text{GS}} = -4.5 \text{ V}$ , $I_b = -2 \text{ A}$ $T_J = 125^\circ\text{C}$		0.068	0.09	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10 \text{ V}$ , $V_{\text{DS}} = -5 \text{ V}$	-15			A
		$V_{\text{GS}} = -4.5$ , $V_{\text{DS}} = -5 \text{ V}$	-4			
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}} = -15 \text{ V}$ , $I_b = -4.6 \text{ A}$		8		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = -15 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		1570		pF
$C_{\text{oss}}$	Output Capacitance			620		pF
$C_{\text{trs}}$	Reverse Transfer Capacitance			220		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{\text{d(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = -15 \text{ V}$ , $I_b = -1 \text{ A}$ , $V_{\text{GEN}} = -10 \text{ V}$ , $R_{\text{GEN}} = 6 \Omega$		11	30	ns
$t_r$	Turn - On Rise Time			18	60	ns
$t_{\text{d(off)}}$	Turn - Off Delay Time			63	120	ns
$t_f$	Turn - Off Fall Time			27	100	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = -10 \text{ V}$ , $I_b = -4.6 \text{ A}$ , $V_{\text{GS}} = -10 \text{ V}$		38	40	nC
$Q_{\text{gs}}$	Gate-Source Charge			3		nC
$Q_{\text{gd}}$	Gate-Drain Charge			12		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_s$	Maximum Continuous Drain-Source Diode Forward Current				-2.2	A
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_s = -4.6 \text{ A}$ (Note 2)		-1	-1.2	V
$t_r$	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$ , $I_F = -4.6 \text{ A}$ , $dI_F/dt = 100 \text{ A}/\mu\text{s}$		80	100	ns


## Notes:

- $R_{\text{JA}}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\text{CA}}$  is  $25^\circ\text{C}/\text{W}$  in this case but depends on the specific circuit board thermal design.
- Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .


## Typical Electrical Characteristics




**Figure 1.** On-Region Characteristics.




**Figure 2.** On-Resistance Variation with Drain Current and Gate Voltage.




**Figure 3.** On-Resistance Variation with Temperature.



**Figure 4.** On-Resistance Variation with Drain Current and Temperature.




**Figure 5.** Transfer Characteristics.




**Figure 6.** Gate Threshold Variation with Temperature.


### Typical Electrical Characteristics (continued)




**Figure 7. Breakdown Voltage Variation with Temperature.**




**Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature.**




**Figure 9. Capacitance Characteristics.**



**Figure 10. Gate Charge Characteristics.**




**Figure 11. Switching Test Circuit.**




**Figure 12. Switching Waveforms.**


### Typical Electrical Characteristics (continued)



**Figure 13. Transconductance Variation with Drain Current and Temperature.**



**Figure 14. Maximum Safe Operating Area.**



**Figure 15. Transient Thermal Response Curve.**

Note : Characterization performed using a circuit board with 75°C/W typical thermal resistance.