


# DS1350W 3.3V 4096k Nonvolatile SRAM with Battery Monitor

#### www.maxim-ic.com

## **FEATURES**

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Power supply monitor resets processor when V<sub>CC</sub> power loss occurs and holds processor in reset during V<sub>CC</sub> ramp-up
- Battery monitor checks remaining capacity daily
- Read and write access times as fast as 100ns
- Unlimited write cycle endurance
- Typical standby current 50 μA
- Upgrade for 512k x 8 SRAM, EEPROM or Flash
- Lithium battery is electrically disconnected to retain freshness until power is applied for the first time
- Optional industrial temperature range of -40°C to +85°C, designated IND
- PowerCap Module (PCM) package
  - Directly surface-mountable module
  - Replaceable snap-on PowerCap provides lithium backup battery
  - Standardized pinout for all nonvolatile SRAM products
  - Detachment feature on PowerCap allows easy removal using a regular screwdriver

## PIN ASSIGNMENT



34-Pin PowerCap Module (PCM) (Uses DS9034PC PowerCap)

## PIN DESCRIPTION

A0-A18	- Address Inputs
DQ0-DQ7	- Data In/Data Out
CE	- Chip Enable
$\overline{ ext{WE}}$	- Write Enable
<del>OE</del>	- Output Enable
RST	- Reset Output
$\overline{\mathrm{BW}}$	- Battery Warning Output
$V_{CC}$	- Power (+3.3 Volts)
GND	- Ground
NC	- No Connect

## DESCRIPTION

The DS1350W 3.3V 4096k Nonvolatile SRAM is a 4,194,304-bit, fully static, nonvolatile SRAM organized as 524,288 words by eight bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. Additionally, the DS1350W has dedicated circuitry for monitoring the status of  $V_{CC}$  and the status of the internal lithium battery. DS1350W devices in the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC PowerCap to form a complete Nonvolatile SRAM module. The devices can be used in place of 512k x 8 SRAM, EEPROM or Flash components.

1 of 12 090106

## **READ MODE**

The DS1350W executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) and  $\overline{OE}$  (Output Enable) are active (low). The unique address specified by the 19 address inputs (A<sub>0</sub> - A<sub>18</sub>) defines which of the 524,288 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  (Output Enable) access times are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is either  $t_{CO}$  for  $\overline{CE}$  or  $t_{OE}$  for  $\overline{OE}$  rather than address access.

## **WRITE MODE**

The DS1350W executes a write cycle whenever the  $\overline{WE}$  and  $\overline{CE}$  signals are in the active (low) state after address inputs are stable. The later occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time (t<sub>WR</sub>) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in t<sub>ODW</sub> from its falling edge.

## DATA RETENTION MODE

The DS1350W provides full functional capability for  $V_{CC}$  greater than 3.0 volts and write protects by 2.8 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{CC}$ . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As  $V_{CC}$  falls below approximately 2.5 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 2.5 volts, the power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 3.0 volts.

### SYSTEM POWER MONITORING

The DS1350W has the ability to monitor the external  $V_{CC}$  power supply. When an out-of-tolerance power supply condition is detected, the NV SRAM warns a processor-based system of impending power failure by asserting  $\overline{RST}$ . On power-up,  $\overline{RST}$  is held active for 200 ms nominal to prevent system operation during power-on transients and to allow  $t_{REC}$  to elapse.  $\overline{RST}$  has an open-drain output driver.

## **BATTERY MONITORING**

The DS1350W automatically performs periodic battery voltage monitoring on a 24-hour time interval. Such monitoring begins within  $t_{REC}$  after  $V_{CC}$  rises above  $V_{TP}$  and is suspended when power failure occurs.

After each 24-hour period has elapsed, the battery is connected to an internal 1  $M\Omega$  test resistor for 1 second. During this 1 second, if battery voltage falls below the battery voltage trip point (2.6V), the battery warning output  $\overline{BW}$  is asserted. Once asserted,  $\overline{BW}$  remains active until the module is replaced. The battery is still retested after each  $V_{CC}$  power-up, however, even if  $\overline{BW}$  is active. If the battery voltage is found to be higher than 2.6V during such testing,  $\overline{BW}$  is de-asserted and regular 24-hour testing resumes.  $\overline{BW}$  has an open-drain output driver.

## FRESHNESS SEAL

Each DS1350W is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

## **PACKAGES**

The 34-pin PowerCap Module integrates SRAM memory and nonvolatile control into a module base along with contacts for connection to the lithium battery in the DS9034PC PowerCap. The PowerCap Module package design allows a DS1350W device to be surface-mounted without subjecting its lithium backup battery to destructive high-temperature reflow soldering. After a DS1350W module base is reflow soldered, a DS9034PC is snapped on top of the base to form a complete Nonvolatile SRAM module. The DS9034PC is keyed to prevent improper attachment. DS1350W module bases and DS9034PC PowerCaps are ordered separately and shipped in separate containers. See the DS9034PC data sheet for further information.

## **ABSOLUTE MAXIMUM RATINGS\***

Voltage On Any Pin Relative To Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to +4.6V 0°C to 70°C, -40°C to +85°C for IND parts -40°C to +70°C, -40°C to +85°C for IND parts See IPC/JEDEC J-STD-020

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	$V_{CC}$	3.0	3.3	3.6	V	
Logic 1	$V_{ m IH}$	2.2		$V_{CC}$	V	
Logic 0	$V_{ m IL}$	0.0		0.4	V	

**DC ELECTRICAL CHARACTERISTICS**  $(T_A: See Note 10) (V_{CC} = 3.3V \pm 0.3V)$ 

				(1A: 666 14666 16) (166 6:61 ± 6:61)			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Input Leakage Current	$ m I_{IL}$	-1.0		+1.0	μA		
I/O Leakage Current	T	1.0		+1.0	4		
$\overline{\text{CE}} \geq V_{\text{IH}} \leq V_{\text{CC}}$	$I_{IO}$	-1.0		+1.0	μΑ		
Output Current @ 2.2V	$I_{OH}$	-1.0			mA	14	
Output Current @ 0.4V	$I_{OL}$	2.0			mA	14	
Standby Current $\overline{CE} = 2.2V$	$I_{CCS1}$		50	250	μA		
Standby Current	T		20	150	4		
$\overline{\text{CE}} = V_{\text{CC}} - 0.2V$	$I_{CCS2}$		30	150	μA		
Operating Current	I <sub>CCO1</sub>			50	mA		
Write Protection Voltage	$V_{TP}$	2.8	2.9	3.0	V		


**CAPACITANCE**  $(T_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$		5	10	pF	
Input/Output Capacitance	$C_{I/O}$		5	10	pF	


**AC ELECTRICAL CHARACTERISTICS** ( $T_A$ : See Note 10) ( $V_{CC} = 3.3V \pm 0.3V$ )

		DS1350	)W-100	DS1350		UNITS	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIIS	NOTES
Read Cycle Time	$t_{RC}$	100		150		ns	
Access Time	$t_{ACC}$		100		150	ns	
OE to Output Valid	$t_{OE}$		50		70	ns	
CE to Output Valid	$t_{CO}$		100		150	ns	
$\overline{\text{OE}}$ or $\overline{\text{CE}}$ to Output Active	$t_{\rm COE}$	5		5		ns	5
Output High Z from Deselection	t <sub>OD</sub>		35		35	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		5		ns	
Write Cycle Time	$t_{ m WC}$	100		150		ns	
Write Pulse Width	$t_{\mathrm{WP}}$	75		100		ns	3
Address Setup Time	$t_{ m AW}$	0		0		ns	
Write Recovery Time	$t_{ m WR1} \ t_{ m WR2}$	5 20		5 20		ns	12 13
Output High Z from WE	$t_{\mathrm{ODW}}$		35		35	ns	5
Output Active from WE	$t_{ m OEW}$	5		5		ns	5
Data Setup Time	$t_{ m DS}$	40		60		ns	4
Data Hold Time	t <sub>DH1</sub> t <sub>DH2</sub>	0 20		0 20		ns	12 13


## **READ CYCLE**




# **WRITE CYCLE 1**




# **WRITE CYCLE 2**



# **POWER-DOWN/POWER-UP CONDITION**



## **BATTERY WARNING DETECTION**



DOWED.		I/POWER		TIMING
PUVVER	-1303411	I/PUVVER	·UP	I HVIHACA

(T <sub>^</sub> :	See	Note	10)
\ ' A ·	-	1 1010	$\cdot$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\frac{V_{CC}}{\overline{WE}}$ Fail Detect to $\overline{CE}$ and $\overline{WE}$ Inactive	$t_{ m PD}$			1.5	μs	11
V <sub>CC</sub> slew from V <sub>TP</sub> to 0V	$t_{ m F}$	150			μs	
V <sub>CC</sub> Fail Detect to RST Active	t <sub>RPD</sub>			15	μs	14
V <sub>CC</sub> slew from 0V to V <sub>TP</sub>	$t_R$	150			μs	
$V_{CC}$ Valid to $\overline{CE}$ and $\overline{WE}$ Inactive	$t_{ m PU}$			2	ms	
V <sub>CC</sub> Valid to End of Write Protection	$t_{REC}$			125	ms	
V <sub>CC</sub> Valid to RST Inactive	$t_{ m RPU}$	150	200	350	ms	14
V <sub>CC</sub> Valid to BW Valid	$t_{ m BPU}$			1	S	14

## **BATTERY WARNING TIMING**

( ]	Γ,.	See	Note	10)
•	Δ.	$\sim$	1 1010	$1 \cup 1$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Battery Test Cycle	$t_{\mathrm{BTC}}$		24		hr	
Battery Test Pulse Width	$t_{ m BTPW}$			1	S	
Battery Test to BW Active	$t_{ m BW}$			1	S	

 $(T_A=25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data	<b>t</b>	10			Moore	0
Retention Time	$\iota_{\mathrm{DR}}$	10			years	9

### WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

## NOTES:

- 1. WE is high for a Read Cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4. t<sub>DS</sub> is measured from the earlier of CE or WE going high.
- 5. These parameters are sampled with a 5pF load and are not 100% tested.
- 6. If the  $\overline{\text{CE}}$  low transition occurs simultaneously with or latter than the  $\overline{\text{WE}}$  low transition, the output buffers remain in a high impedance state during this period.
- 7. If the  $\overline{\text{CE}}$  high transition occurs prior to or simultaneously with the  $\overline{\text{WE}}$  high transition, the output buffers remain in high impedance state during this period.
- 8. If  $\overline{\text{WE}}$  is low or the  $\overline{\text{WE}}$  low transition occurs prior to or simultaneously with the  $\overline{\text{CE}}$  low transition, the output buffers remain in a high impedance state during this period.
- 9. Each DS1350W has a built-in switch that disconnects the lithium source until  $V_{CC}$  is first applied by the user. The expected  $t_{DR}$  is defined as accumulative time in the absence of  $V_{CC}$  starting from the time power is first applied by the user.

- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power-down condition the voltage on any pin may not exceed the voltage on  $V_{\rm CC}$ .
- 12.  $t_{WR1}$  and  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 13.  $t_{WR2}$  and  $t_{DH2}$  are measured from  $\overline{CE}$  going high.
- 14. RST and BW are open-drain outputs and cannot source current. External pullup resistors should be connected to these pins for proper operation. Both pins will sink 10 mA.
- 15. DS1350 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

## DC TEST CONDITIONS

Outputs Open Cycle = 200ns for operating current All voltages are referenced to ground

## **AC TEST CONDITIONS**

Output Load: 100pF + 1TTL Gate Input Pulse Levels: 0 to 2.7V

Timing Measurement Reference Levels

Input: 1.5V Output: 1.5V

Input pulse Rise and Fall Times: 5ns


## ORDERING INFORMATION

Part Number	Temperature Range	Supply Tolerance	Pin/Package	Speed Grade
DS1350WP-100	0°C to +70°C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1350WP-100+	0°C to +70°C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1350WP-100IND	-40°C to +85°C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1350WP-100IND+	-40°C to +85°C	$3.3V \pm 0.3V$	34 / PowerCap*	100ns
DS1350WP-150	0°C to +70°C	$3.3V \pm 0.3V$	34 / PowerCap*	150ns
DS1350WP-150+	0°C to +70°C	$3.3V \pm 0.3V$	34 / PowerCap*	150ns


<sup>+</sup> Denotes lead-free/RoHS-compliant product.


<sup>\*</sup> DS9034PC or DS9034PCI (PowerCap) required. Must be ordered separately.

# **DS1350W NONVOLATILE SRAM, 34-PIN POWERCAP MODULE**





PKG	INCHES		
DIM	MIN	NOM	MAX
Α	0.920	0.925	0.930
В	0.980	0.985	0.990
С	-	-	0.080
D	0.052	0.055	0.058
Е	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.020	0.025	0.030






# DS1350W NONVOLATILE SRAM, 34-PIN POWERCAP MODULE WITH POWERCAP







PKG	INCHES		
DIM	MIN	NOM	MAX
A	0.920	0.925	0.930
В	0.955	0.960	0.965
С	0.240	0.245	0.250
D	0.052	0.055	0.058
Е	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.020	0.025	0.030

## **ASSEMBLY AND USE**

## Reflow soldering

Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented label-side up (live-bug).


## Hand soldering and touch-up

Do not touch soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove part, apply flux, heat pad until solder reflows, and use a solder wick.

## LPM replacement in a socket


To replace a Low Profile Module in a 68-pin PLCC socket, attach a DS9034PC PowerCap to a module base then insert the complete module into the socket one row of leads at a time, pushing only on the corners of the cap. Never apply force to the center of the device. To remove from a socket, use a PLCC extraction tool and ensure that it does not hit or damage any of the module IC components. Do not use any other tool for extraction.

# RECOMMENDED POWERCAP MODULE LAND PATTERN



PKG	INCHES		
DIM	MIN	NOM	MAX
A	-	1.050	-
В	-	0.826	-
С	-	0.050	-
D	-	0.030	-
Е	1	0.112	ı

# RECOMMENDED POWERCAP MODULE SOLDER STENCIL



PKG	INCHES		
DIM	MIN	NOM	MAX
A	-	1.050	-
В	-	0.890	-
С	-	0.050	-
D	-	0.030	-
Е	-	0.080	-