SN74LVCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES008 – JULY 1995

	,
<ul> <li>EPIC ™ (Enhanced-Performance Implanted</li></ul>	DB, DW, OR PW PACKAGE
CMOS) Submicron Process	(TOP VIEW)
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	DIR $\begin{bmatrix} 1 & 20 \end{bmatrix}$ V <sub>CC</sub> A1 $\begin{bmatrix} 2 & 19 \end{bmatrix}$ OE
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> <li>&gt; 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	A1 [12   13 ] OE A2 [13   18 ] B1 A3 [14   17 ]] B2
<ul> <li>ESD Protection Exceeds 2000 V Per</li></ul>	A4 [] 5 16 ]] B3
MIL-STD-833C, Method 3015; Exceeds	A5 [] 6 15 [] B4
200 V Using Machine Model	A6 [] 7 14 [] B5
(C = 200 pF, R = 0)	A7 [] 8 13 [] B6
<ul> <li>Latch-Up Performance Exceeds 250 mA</li></ul>	A8 0 9 12 B7
Per JEDEC Standard JESD-17	GND 0 10 11 B8
Supports Mixed-Mode Signal Operation on	

- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltages With 3.3-VV<sub>CC</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup Resistors
- Package Options Include Shrink Small-Outline (DB), Plastic Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

### description

This octal bus transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation; it can interface to a 5-V system environment.

The SN74LVCH245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH245 is characterized for operation from -40°C to 85°C.

TONCTION TABLE							
INP	UTS	OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
н	Х	Isolation					

### FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




### SN74LVCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES008 – JULY 1995

logic symbol<sup>†</sup>



logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	√ to 6.5 V
or low state, $V_O$ (see Notes 1 and 2)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	$\pm 50 \text{ mA}$
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ Continuous current through $V_{CC}$ or GND	
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DB package DW package	
PW package	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
N	Supply voltage Operating Data retention on	Operating	2	3.6	V
VCC		Data retention only	1.5		
VIH	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	V
VI	Input voltage data inputs		0	5.5	V
vo	Output voltage	High or low state	0	VCC	V
		3 state	0	5.5	v
	High-level output current $V_{CC} = 2.7 V$ $V_{CC} = 3 V$		-12	mA	
ЮН		V <sub>CC</sub> = 3 V		-24	
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		V <sub>CC</sub> = 3 V		24	ША
$\Delta t/\Delta v$	Input transition rise or fall rate		0	10	ns/V
ТА	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Р	ARAMETER	TEST CC	ONDITIONS	v <sub>cc</sub> †	MIN	түр‡	MAX	UNIT	
		I <sub>OH</sub> =100 μA		MIN to MAX	V <sub>CC</sub> -0.	2			
V - · ·				2.7 V	2.2			N/	
VOH		OH = -15  IIIA	I <sub>OH</sub> = - 12 mA		2.4			V	
		I <sub>OH</sub> = – 24 mA		3 V	2.2				
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2		
VOL		I <sub>OL</sub> = 12 mA		2.7 V			0.4	V	
0L		I <sub>OL</sub> = 24 mA		3 V			0.55	1	
Ιį		VI = 5.5 V or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.8 V		3 V	75				
I <sub>I(hold)</sub>		V <sub>I</sub> = 2 V		3 V	-75			μA	
		V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500		
		$V_{O} = V_{CC}$ or GND		MIN to MAX			±10		
Ioz§		V <sub>O</sub> = 3.6 V or 5.5 V					±50	μA	
ICC		VI = V <sub>CC</sub> or GND,	IO = 0	3.6 V			10	μA	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at $V_{CC}$ or GND	2.7 V to 3.6 V			500	μA	
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		3.3		pF	
Cio	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		5.4		рF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> All typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. § For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



### SN74LVCH245 **OCTAL BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES008 - JULY 1995

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(INPOT)		MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1.5	7		8	ns
t <sub>en</sub>	OE	A or B	1.5	8.5		9.5	ns
<sup>t</sup> dis	OE	A or B	1.5	7.5		8.5	ns
t <sub>sk(o)</sub> †				1			ns


† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

# operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

PARAMETER		TEST COI	ТҮР	UNIT	
C <sub>pd</sub> Power dissipation capacitance per transceiver	Outputs enabled	C <sub>I</sub> = 50 pF,	0 pF. f = 10 MHz		nE
	Outputs disabled	- CL = 50 pF,		2	р⊢



# SN74LVCH245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES008 – JULY 1995



# PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated