#### Ultra-Low-Power 4-20mA Sensor Transmitter

#### **General Description**

The MAX12900 is an ultra-low-power, highly integrated 4-20mA sensor transmitter. The MAX12900 integrates ten building blocks in a small package: a wide input supply voltage LDO, two conditioner circuits for pulse-width-modulated (PWM) inputs, two low-power, low-drift, general-purpose operational amplifiers (op amp) one wide bandwidth, zero-offset drift operational amplifier; two diagnostic comparators, a power-up sequencer with power good output to allow for a smooth power-up, and a low-drift voltage reference.

The MAX12900 converts PWM data from a microcontroller into current over a 4-20mA loop with two, three, or four-wire configurations.

The equivalent to an ultra-low-power, high-resolution, digital-to-analog converter is realized with the combination of two-PWM signals received from a microcontroller, the two conditioner circuits, and an active filter built with the integrated low-power op amp. The outputs of the two conditioner circuits provide a stable PWM amplitude over voltage supply and temperature variation. The wide bandwidth amplifier, in combination with a discrete transistor, converts a voltage input into a current output and allows HART and Foundation Fieldbus H1 signal modulation. The zero-offset operational amplifier and the low-drift voltage reference provide negligible error over wide temperature. The low-power operational amplifier and comparators provide building blocks for enhanced diagnostic features. Supply rail monitoring, output current readback, open circuit and failure detection are a few examples of diagnostic features. All these features, as well as ultra-low-power and high accuracy make the MAX12900 ideal for loop-powered smart sensor transmitters for industrial application.

The MAX12900 is available in 5mm x 5mm 32-pin TQFN package and operates over a wide industrial temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C.

#### **Benefits and Features**

Wide Input Supply Range: 4.0V to 36V

Ultra-Low-Power Consumption: 170μA (typ)

• High Linearity: 0.01% (Max Error)

• High Resolution: Up to 16 Bit

Low Drift Voltage Reference: 10ppm/°C max
Wide Temperature Range: -40°C to +125°C

Small Package: 5mm x 5mm x 0.8mm 32-pin TQFN

#### **Applications**

• Loop-Powered 4-20mA Current Transmitter

Smart Sensors


Remote Instrumentation

Industrial Automation and Process Control

Ordering Information appears at end of data sheet.



## **Functional Block Diagram**



## **Absolute Maximum Ratings**

VCC to GND	0.3V to +40V
VCC to VCCI	0.3V to +40V
VCCI and VCCID to GND	0.3V to +6V
VCCI to VCCID	0.3V to +0.3V
VDD to GND	0.3V to +6V
PWRGOOD to GND	0.3V to VCCI + 0.3V
LDOFB to GND	0.3V to VCCI + 0.3V
I/C and REFGND to GND	
SHDN to GND	
REFO to GND	0.3V to VCCI + 0.3V
Op Amps	
<b>Op Amps</b> OP10, OP20, OP30 to GND	0.3V to VCCI + 0.3V
	0.3V to VCCI + 0.3V
OP10, OP20, OP30 to GND	
OP1O, OP2O, OP3O to GND OP1P, OP1N, OP2P, OP2N, OP3P,	to min [4.5V, VCCI + 0.3V]
OP10, OP20, OP30 to GND	to min [4.5V, VCCI + 0.3V] 22N, ±20mA
OP10, OP20, OP30 to GND OP1P, OP1N, OP2P, OP2N, OP3P, OP3N to GND0.3V Current into OP1P, OP1N, OP2P, OP	to min [4.5V, VCCI + 0.3V] 22N, ±20mA
OP10, OP20, OP30 to GND	to min [4.5V, VCCI + 0.3V] 22N, ±20mA ±30mA 1 and

Comparators COMP1P, COMP1N, COMP2P, COMP2N
to GND0.3V to VCCI + 0.3V
COMP10, COMP20 to GND0.3V to VDD + 0.3V
Current into COMP1P, COMP1N,
COMP2P, COMP2N±20mA
Output Short-Circuit Duration to
VDD or GNDContinuous
PWM Conditioners
PWMAP, PWMBP to GND0.3V to VCCI + 0.3V
PWMAO, PWMBO to GND0.3V to VCCI + 0.3V
Current into PWMAP, PWMBP±20mA
Output Short-Circuit Duration to VCCI or GNDContinuous
Continuous Power Dissipation (T <sub>A</sub> = +70°C,
derate 35.7mW/°C above +70°C)2857.1mW
Operating Temperature Range40°C to +125°C
Functional Temperature Range
(Startup condition)55°C to +125°C
Maximum Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Soldering Temperature (reflow)+260°C
Lead Temperature+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### **32 TQFN**

PACKAGE CODE	T3255
Outline Number	21-0140
Land Pattern Number	90-0015
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ <sub>JA</sub> )	40.2°C/W
Junction to Case (θ <sub>JC</sub> )	2.0°C/W

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

## **Electrical Characteristics**

#### **Voltage Reference**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{GND}$  = 0V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VOLTAGE REFERENCE	2.5V		'			
STATIC						
Supply Voltage	V <sub>CCI</sub>	Guaranteed by line regulation test	3.0		5.5	V
V <sub>CCI</sub> Line Regulation	ΔV <sub>REF</sub> / ΔV <sub>CCI</sub>	3.0V ≤ V <sub>CCI</sub> ≤ 5.5V		20	140	μV/V
V <sub>CC</sub> Line Regulation	ΔV <sub>REF</sub> /	$4.3V \le V_{CC} \le 36V, V_{CCI} = 3.3V$		1.2		nV/V
Output Voltage	V <sub>OUT</sub>	T <sub>A</sub> = +25°C	2.495	2.500	2.505	V
Output Voltage Temperature Coefficient	TCV <sub>OUT</sub>	C <sub>REF</sub> = 2nF (Note 2)		2	10	ppm/°C
Temperature Hysteresis	ΔV <sub>REF</sub> / Cycle	C <sub>REF</sub> = 2nF		-140		ppm
Load Regulation	ΔV <sub>REF</sub> / ΔΙ <sub>ΟUT</sub>	Sourcing 0V ≤ I <sub>OUT</sub> ≤ 500 μA		0.14	0.6	μV/μΑ
Short-Circuit Current	I <sub>SC</sub>	Short to GND		3		mA
Maximum Capacitive Load	C <sub>REF</sub>			2		nF
DYNAMIC	,		•			
V <sub>CCI</sub> Ripple Rejection	V <sub>REF</sub> / V <sub>CCI</sub>	V <sub>CCI</sub> = 3.3V, f = 120Hz		90		dB
V <sub>CC</sub> Ripple Rejection	V <sub>REF</sub> / V <sub>CC</sub>	V <sub>CC</sub> = 12V, V <sub>CC</sub> I = 3.3V, f = 120Hz		160		dB
Turn-On Settling Time	t <sub>R</sub>	From 90% of $V_{CCI}$ to within 0.1% of $V_{REF}$ , $C_{REF} = 2nF$		85		μs
Naisa Valtara	_	0.1Hz to 10Hz		40		μV <sub>p-p</sub>
Noise Voltage	e <sub>REF</sub>	10Hz to 10kHz		125		μV <sub>RMS</sub>

#### **PWM Conditioners**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{GND}$  = 0V, outputs connected to 100k $\Omega$  in parallel with 10pF terminated to  $V_{REF}/2$ , input pulses have 10ns rise and fall times, PWM period = 100 $\mu$ s,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PWMA, PWMB						
STATIC					-	
Supply Voltage	V <sub>CCI</sub>	Guaranteed by PSRR <sub>VOH</sub> test	3.0		5.5	V
V <sub>CCI</sub> Supply Rejection Ratio of Input Threshold Voltage	PSRR <sub>VTH</sub>	3.0V ≤ V <sub>CCI</sub> ≤ 5.5V		65		dB
V <sub>CC</sub> Supply Rejection Ratio of Input Threshold Voltage		4.3V ≤ V <sub>CC</sub> ≤ 36V, V <sub>CCI</sub> = 3.3V		150		dB
V <sub>CCI</sub> Supply Rejection Ratio of Output Voltage High	PSRR <sub>VOH</sub>	3.0V ≤ V <sub>CCI</sub> ≤ 5.5V, no load	59	75		dB
V <sub>CC</sub> Supply Rejection Ratio of Output Voltage High		4.3V ≤ V <sub>CC</sub> ≤ 36V, V <sub>CCI</sub> = 3.3V, no load		160		dB
Input Voltage Range			0		V <sub>CCI</sub>	V
Input Voltage High	V <sub>IH</sub>	PWMAP, PWMBP, SHDN	1.4			V
Input Voltage Low	V <sub>IL</sub>	PWMAP, PWMBP, SHDN			0.6	V
PWMAP, PWMBP Input Threshold	V <sub>TH</sub>			1.0		V
PWMAP, PWMBP Input Threshold Accuracy				1		mV
PWMAP, PWMBP Hysteresis	PWM <sub>HYS</sub>			5		mV
SHDN Hysteresis	SHDN <sub>HYS</sub>			50		mV
Input Bias Current	I <sub>B</sub>	V <sub>PWMAP</sub> = V <sub>PWMBP</sub> = 0V		-1		nA
Input Capacitance	C <sub>IN</sub>			2		pF
Output Voltage High	V <sub>OH</sub>	V <sub>REF</sub> - V <sub>OUT</sub> , I <sub>SOURCE</sub> = 100 μA			0.1	V
Output Voltage Low	V <sub>OL</sub>	V <sub>OUT</sub> – V <sub>GND</sub> , I <sub>SINK</sub> = 100 μA			0.1	V
Short Circuit Current	loo	PWMAO or PWMBO short to V <sub>REF</sub>		-12		mA
Chort Ollouit Ourient	I <sub>SC</sub>	PWMAO or PWMBO short to GND		6		mA
Output High Level Voltage Matching		Difference between the voltage of the two PWM outputs	-2		+2	mV
Output Low Level Voltage Matching		Difference between the voltage of the two PWM outputs	-2		+2	mV
PWMAO, PWMBO Output Voltage High Drift				7		μV/°C
Linearity		From code 10 to code 245 (Note 2), Figure 1			0.01	%FSR

#### **PWM Conditioners (continued)**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{GND}$  = 0V, outputs connected to 100k $\Omega$  in parallel with 10pF terminated to  $V_{REF}/2$ , input pulses have 10ns rise and fall times, PWM period = 100 $\mu$ s,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC						,
Propagation Delay Active to Shut down	tshdn	From 50% of SHDN to when PWM outputs are Hi-Z		10		μs
Propagation Delay Shut down to Active	<sup>t</sup> ACT	From 50% of SHDN to when PWM outputs are active		10		μs
Minimum Input Pulse Width	I <sub>PW</sub>	Single high state, guaranteed by PWM timing tests	390			ns
Driver Rise Time for PWMAO and PWMBO	R <sub>TA</sub> , R <sub>TB</sub>	Single 200ps pulse 109/ to 009/			7	ns
Driver Fall Time for PWMAO and PWMBO	F <sub>TA</sub> , F <sub>TB</sub>	Single 390ns pulse, 10% to 90%			6	ns
PWMAO to PWMBO Rise Time Matching		Single 390ns pulse	-4		+4	ns
PWMAO to PWMBO Fall Time Matching		Single 390ns pulse	-2		+2	ns
PWMAO to PWMBO Delay Matching		Single 390ns pulse, measured at 50% FSR of rising edges	-30		+30	ns
PWMAO and PWMBO Pulse Width Accuracy		Single 390ns pulse, pulse width difference between input and output waveforms (measured at 50% points)	-30		+30	ns
PWMAO and PWMBO Pulse Width Variation vs. Temperature		Single 390ns pulse		25		ps/°C
PWMAO and PWMBO Pulse Width Matching		Single 390ns pulse, difference between PWMAO and PWMBO pulse widths	-30		+30	ns

#### **Op Amps**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{GND}$  = 0V,  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}/2$ , no resistive load,  $C_L$  = 10pF,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OP1, OP2			·			
STATIC						
Supply Voltage	V <sub>CCI</sub>	Guaranteed by PSRR <sub>VCCI</sub> test	3.0		5.5	V
V <sub>CCI</sub> Supply Rejection Ratio	PSRR <sub>VCCI</sub>	3.0V ≤ V <sub>CCI</sub> ≤ 5.5V	62	80		dB
V <sub>CC</sub> Supply Rejection Ratio	PSRR <sub>VCC</sub>	4.3V ≤ V <sub>CC</sub> ≤ 36V, V <sub>CCI</sub> = 3.3V		165		dB
Common Mode Input	V	Guaranteed by CMRR test V <sub>CCI</sub> ≤ 4.5V	-0.1		V <sub>CCI</sub> - 0.5	V
Voltage	V <sub>CMR</sub>	Guaranteed by CMRR test 4.5V ≤ V <sub>CCI</sub> ≤ 5.5V	-0.1		+4.0	V
Common Mode Rejection Ratio	CMRR	$-0.1V \le V_{CM} \le min (4.0V, V_{CCI} - 0.5V)$	56			dB
Input Offset Voltage	Vos			1		mV
Input Offset Voltage Drift	ΔV <sub>OS</sub>	(Note 2)			15	μV/°C
Input Bias Current	I-	-40°C ≤ T <sub>A</sub> ≤ +85°C (Note 2)	-15		+15	pА
input bias Current	I <sub>B</sub>	-40°C ≤ T <sub>A</sub> ≤ +125°C (Note 2)	-125		+125	pА
Input Offset Current	l	-40°C ≤ T <sub>A</sub> ≤ +85°C (Note 2)	-15		+15	pА
input Onset Current	los	-40°C ≤ T <sub>A</sub> ≤ +125°C (Note 2)	-80		+80	pА
Open-Loop Gain	AVOL	150mV ≤ V <sub>OUT</sub> ≤ V <sub>CCI</sub> - 150mV, R <sub>L</sub> = 100kΩ connected to V <sub>CCI</sub> / 2, -40°C ≤ T <sub>A</sub> ≤ +85°C	78			dB
		-40°C ≤ T <sub>A</sub> ≤ +125°C	72			
Output Voltage High	V <sub>OH</sub>	$V_{CCI} - V_{OUT}$ , $R_L = 100k\Omega$ connected to $V_{CCI} / 2$			25	mV
Output Voltage Low	V <sub>OL</sub>	$V_{OUT}$ - $V_{GND}$ , $R_L$ = 100k $\Omega$ connected to $V_{CCI}$ / 2			25	mV
Output Short-Circuit Current	I <sub>OUT(SC)</sub>			±3		mA

## **Op Amps (continued)**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{GND}$  = 0V,  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, no resistive load,  $C_L$  = 10pF,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC	•					•
Input Voltage Noise Density	eN	f = 1kHz		150		nV/√Hz
Input Current Noise Density	iN	f = 1kHz		40		fA/√Hz
Gain Bandwith Product	GBWP			200		kHz
Slew Rate	SR			0.1		V/ µs
Settling Time		To 0.1%, $V_{OUT} = 2V$ step, $A_V = -1V/V$		25		μs
Maximum Capacitive Load	CL	No sustained oscillations, A <sub>V</sub> = 1V/V		100		pF
OP3 (R <sub>L</sub> = 100kΩ CONN	IECTED to V <sub>C</sub>	CI/2, C <sub>L</sub> = 20pF)				
STATIC						
Supply Voltage	V <sub>CCI</sub>	Guaranteed by PSRR <sub>VCCI</sub> test	3.0		5.5	V
V <sub>CCI</sub> Supply Rejection Ratio	PSRR <sub>VCCI</sub>	3.0V ≤ V <sub>CCI</sub> ≤ 5.5V	107			dB
V <sub>CC</sub> Supply Rejection Ratio	PSRR <sub>VCC</sub>	4.3V ≤ V <sub>CC</sub> ≤ 36V, V <sub>CCI</sub> = 3.3V		195		dB
Common Mode Input	V	Guaranteed by CMRR test V <sub>CCI</sub> ≤ 4.3V	-0.1		V <sub>CCI</sub> - 0.3	V
Voltage	V <sub>CMR</sub>	Guaranteed by CMRR test 4.3V < V <sub>CCI</sub> ≤ 5.5V	-0.1		+4.0	V
Common Mode Rejection Ratio	CMRR	$-0.1V \le V_{CM} \le min(4.0V, V_{CCI} - 0.3V)$	105			dB
Input Offset Voltage	Vos	T <sub>A</sub> = 25°C, V <sub>CCI</sub> = 3.3V (Note 2)	-10		+10	μV
Input Offset Voltage Drift	ΔV <sub>OS</sub>	(Note 2)		5	70	nV/°C
Input Pigo Current	I-	-40°C ≤ T <sub>A</sub> ≤ +85°C (Note 2)	-15		+15	pА
Input Bias Current	I <sub>B</sub>	-40°C ≤ T <sub>A</sub> ≤ +125°C (Note 2)	-125		+125	pА
Input Offset Current	Ios			-40		pА
Input Capacitance	C <sub>IN</sub>			2		pF
Open-Loop Gain	AVOL	150mV $\leq$ V <sub>OUT</sub> $\leq$ VCCI-150mV, R <sub>L</sub> = 5kΩ connected to V <sub>CCI</sub> / 2	123	150		dB
Output Voltage High	V <sub>OH</sub>	$V_{CCI} - V_{OUT}$ , $R_L = 100 k\Omega$ connected to $V_{CCI}$ / 2			12	mV
Output Voltage Low	V <sub>OL</sub>	$V_{OUT}$ - $V_{GND}$ , $R_L$ = 100k $\Omega$ connected to $V_{CCI}$ / 2			12	mV

#### **Op Amps (continued)**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{GND}$  = 0V,  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}/2$ , no resistive load,  $C_L$  = 10pF,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
DYNAMIC	DYNAMIC								
Input Voltage Noise Density	eN	f = 1kHz		35		nV/√Hz			
Input Voltage Noise		0.1Hz ≤ f ≤ 10Hz		0.7		µVр-р			
Input Current Noise Density	iN	f = 1kHz		80		fA/√Hz			
Gain Bandwidth Product	GBWP			2.2		MHz			
Slew Rate	SR			0.7		V/µs			
Phase Margin				57		٥			
Maximum Capacitive Load	C <sub>L</sub>	No sustained oscillations, A <sub>V</sub> = 1V/V		300		pF			

## **Electrical Characteristics (continued)**

#### **Comparators**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{DD}$  = +1.8V to +3.6V,  $V_{GND}$  = 0V,  $V_{CM}$  = 0V,  $T_{A}$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_{A}$  = +25°C,  $V_{DD}$  =  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
COMP1, COMP2	•					
STATIC						
Supply Voltage	V <sub>CCI</sub>	Guaranteed by PSRR <sub>VCCI</sub> test	3.0		5.5	V
Supply Voltage Output Stage	V <sub>DD</sub>		1.8		3.6	V
V <sub>CCI</sub> Supply Rejection Ratio	PSRR <sub>VCCI</sub>	3.0V ≤ V <sub>CCI</sub> ≤ 5.5V	54			dB
V <sub>CC</sub> Supply Rejection Ratio	PSRR <sub>VCC</sub>	4.3V ≤ V <sub>CC</sub> ≤ 36V, V <sub>CCI</sub> = 3.3V		160		dB
Common Mode Input Voltage	V <sub>CMR</sub>	Guaranteed by CMRR test	0		V <sub>CCI</sub> - 1.3	V
Common Mode Rejection Ratio	CMRR	0V ≤ V <sub>CM</sub> ≤ V <sub>CCI</sub> − 1.3V	56	75		dB
Input Offset Voltage	Vos		-10		+10	mV
Hysteresis	V <sub>HYS</sub>			15		mV
Input Bias Current	I <sub>B</sub>	V <sub>CM</sub> = 0V	-10	-1		nA
Input Offset Current	Ios			1		nA
Input Capacitance	C <sub>IN</sub>			2		pF
Output Voltage High	V <sub>OH</sub>	V <sub>DD</sub> - V <sub>OUT</sub> , I <sub>SOURCE</sub> = 100 μA			0.4	V

#### **Comparators (continued)**

 $V_{CCI}$  = +3.0V to +5.5V,  $V_{DD}$  = +1.8V to +3.6V,  $V_{GND}$  = 0V,  $V_{CM}$  = 0V,  $V_{A}$  =  $V_{MAX}$ , unless otherwise noted. Typical values are at  $V_{A}$  = +25°C,  $V_{DD}$  =  $V_{CCI}$  = +3.3V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Low	$V_{OL}$	V <sub>OUT</sub> – V <sub>GND</sub> , I <sub>SINK</sub> = 100 μA			0.4	V
Short Circuit Current	1	Short to GND		2		mA
Short Circuit Current	I <sub>SC</sub>	Short to V <sub>DD</sub>		-2		mA
DYNAMIC						
Propagation Delay Low to High	t <sub>PD+</sub>	$C_{LOAD}$ = 10pF, threshold set to $V_{CCI}$ -1.4V, input swings from 0V to $V_{CCI}$ -1.3V		2		μs
Propagation Delay High to Low	t <sub>PD-</sub>	C <sub>LOAD</sub> = 10pF, threshold set to 0.1V, input swings from V <sub>CCI</sub> -1.3V to 0V		0.5		μs
Rise Time	T <sub>R</sub>	C <sub>LOAD</sub> = 10pF		50		ns
Fall Time	T <sub>F</sub>	C <sub>LOAD</sub> = 10pF		50		ns

#### **LDO**

 $V_{CC}$  = +4.0V to +36V,  $V_{GND}$  = 0V,  $C_{LOAD}$  = 0.32 $\mu$ F,  $T_A$  =  $_{TMIN}$  to  $_{TMAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C,  $V_{CC}$  = +24V. (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO						
STATIC						
Supply Voltage	V <sub>CC</sub>	Guaranteed by line regulation test	4.0	24	36	V
Dropout Voltage		Guaranteed by line and load regulation tests	1			V
V <sub>CC</sub> Line Regulation		V <sub>CC</sub> from V <sub>CCI</sub> +1V to 36V, I <sub>LDO</sub> = 4mA, V <sub>CCI</sub> = 3.0V to 5.5V		2	25	mV
Output Voltage	V <sub>CCI</sub>	Guaranteed by block PSRR <sub>VCCI</sub> tests	3.0		5.5	V
Output Voltage Accuracy		V <sub>CC</sub> = 24V, no load except for LDOFB resistor divider, V <sub>CCI</sub> = 3.3V	-3.5		+3.5	%
Output Current Range	I <sub>LDO</sub>	Guaranteed by load regulation test	0		4	mA
V <sub>CCI</sub> Current Limit	I <sub>CCI_Limit</sub>	V <sub>CCI</sub> short to GND		12		mA
Load Regulation		$V_{CC} = V_{CCI} + 1V$ , $I_{LDO}$ from 0mA to 4mA, $V_{CCI} = 3.0V$ to 5.5V		1	10	mV
Maximum Capacitive Load	C <sub>LOAD</sub>	No resistive load except for LDOFB resistor divider		5		μF
DYNAMIC						
V <sub>CC</sub> Supply Rejection Ratio	PSRR	V <sub>CC</sub> = 12V, DC to 120Hz		70		dB

#### **Chip-Level Specifications**

 $V_{CC} = +4.0 \text{V to } +36 \text{V}, V_{CCI} = +3.0 \text{V to } +5.5 \text{V}, V_{DD} = +1.8 \text{V to } +3.6 \text{V}, V_{GND} = 0 \text{V}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ}\text{C}, V_{CC} = +24 \text{V}, V_{DD} = V_{CCI} = +3.3 \text{V}. \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC						
V <sub>CC</sub> Supply Current	I <sub>CC</sub>	$V_{CC}$ = 24V, $V_{CCI}$ = 3.3V, $\overline{SHDN}$ = 3.3V, no load, -40°C $\leq$ T <sub>A</sub> $\leq$ +85°C		170	250	μΑ
		-40°C ≤ T <sub>A</sub> ≤ +125°C			265	μA
V <sub>CC</sub> Supply Current with PWM Conditioners Shutdown	WM Conditioners   I <sub>CC_SHDN</sub>   V <sub>CC</sub> = 24V, V <sub>CCI</sub> = 3.3V, SHDN = 0V, no load			142		μΑ
V <sub>DD</sub> Supply Current	I <sub>DD</sub>				1	μA
PWRGOOD Turn-on Threshold				90		% of V <sub>CCI</sub>
PWRGOOD Turn-off Threshold				80		% of V <sub>CCI</sub>
PWRGOOD Voltage High	V <sub>OH</sub>	V <sub>CCI</sub> – V <sub>OUT</sub> , I <sub>SOURCE</sub> = 100 μA			0.4	V
PWRGOOD Voltage Low	V <sub>OL</sub>	V <sub>OUT</sub> – V <sub>GND</sub> , I <sub>SINK</sub> = 100 μA			0.4	V
PWRGOOD Short	I <sub>SC</sub>	Short to GND		2		mA
Circuit Current		Short to V <sub>CCI</sub>		-2		mA
DYNAMIC						
PWRGOOD Turn-on Delay		From V <sub>CCI</sub> crossing turn-on threshold to PWRGOOD high		0.7		ms

Note 1: Specifications are 100% tested at  $T_A = +25$ °C (exceptions noted). All temperature limits are guaranteed by design.

Note 2: Guaranteed by design, not production tested.






Figure 1. Typical PWM Timing Diagram


## **Typical Operating Characteristics**


 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.





 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}/2$ , op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.

















 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.




 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.




 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.




 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.




 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.




 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.




 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.



 $V_{CC}$  = +24V,  $V_{DD}$  =  $V_{CCID}$  =  $V_{CCI}$  = +3.3V, GND = 0V, op amp  $V_{CM}$  =  $V_{OUT}$  =  $V_{CCI}$ /2, op amp  $C_L$  = 15pF, comparator and PWM  $C_L$  = 10pF, LDO  $C_{LOAD}$  = 0.32 $\mu$ F, no resistive load on any output,  $T_A$  = +25°C, unless otherwise noted.



# **Pin Configuration**



## **Pin Description**

PIN#	NAME	DESCRIPTION		
1	COMP2P	Comparator 2 noninverting input		
2	COMP1N	Comparator 1 inverting input		
3	COMP1P	Comparator 1 noninverting input		
4	COMP2O	Comparator 2 output		
5	COMP10	Comparator 1 output		
6	VDD	Comparator Output Supply Voltage. Add a 0.1µF bypass cap from VDD to GND.		
7	VCC	Positive Supply Voltage at Internal LDO Input. Add a 1µF bypass cap from VCC to GND.		
8	LDOFB	LDO feedback voltage. Connect to resistor divider between VCCI and GND.		
9	N/C	Not connected		
10	VCCID	Digital power input. Connect this pin to VCCI.		
11	VCCI	LDO output. Add a 0.22µF bypass cap from VCCI to GND.		
12	REFGND	Internal reference ground. Connect to GND.		
13	REFO	Internal reference output.		
14	I/C	Internally connected pin. Connect this pin to GND.		
15	I/C	Internally connected pin. Connect this pin to GND.		
16	I/C	Internally connected pin. Connect this pin to GND.		
17	OP3P	Op Amp 3 noninverting input		
18	OP3N	Op Amp 3 inverting input		
19	OP3O	Op Amp 3 output		
20	OP2O	Op Amp 2 output		

PIN#	NAME	DESCRIPTION		
21	OP2N	Op Amp 2 inverting input		
22	OP2P	Op Amp 2 noninverting input		
23	PWRGOOD	Active-high output signal that indicates when the MAX12900 is ready.		
24	OP1P	Op Amp 1 non-inverting input		
25	OP1N	Op Amp 1 inverting input		
26	OP1O	Op Amp1 output		
27	SHDN	Active-Low, Shutdown Input for PWM Conditioners. PWM circuitry powers down and outputs go to Hi-Z state when this pin is low.		
28	PWMAO	PWM conditioner output A		
29	PWMBO	PWM conditioner output B		
30	PWMAP	PWM conditioner input A		
31	PWMBP	PWM conditioner input B		
32	COMP2N	Comparator 2 inverting input		
EP	GND	Exposed pad, chip ground.		

## **Pin Description (continued)**

#### **Detailed Description**

The MAX12900 is an ultra-low-power, highly integrated 4-20mA transmitter. The MAX12900 integrates ten building blocks in a small package: a wide supply voltage range LDO, two comparators for PWM conditioning (PWMA and PWMB), two low-drift, general purpose op amps (OP1 and OP2), one zero-drift, wide-bandwidth op amp (OP3), two diagnostic comparators (COMP1 and COMP2), a power-up sequencer with power good output, and a low-drift voltage reference. There are many ways that one can connect these building blocks to optimize overall functionality and performance of the MAX12900 for a specific application.

#### **Power-Up Sequencer**

The power-up sequencer keeps all op amp and PWM outputs at Hi-Z, and outputs of the comparators low during power-up until VCCI reaches 90% of its final value. After that, the PWRGOOD signal is asserted and all outputs become controlled by their inputs. The PWRGOOD signal is delayed by 0.7ms (typ) after VCCI reaches 90% of its final value, thus allowing for external loops controlled by the MAX12900 to stabilize before signaling that the part is ready.

Note that external components, such as a sensor or microcontroller, should not draw load current from VCCI until the PWRGOOD signal has been asserted.

#### **PWM Conditioners**

The PWM conditioners generate ground level when the input is below the threshold voltage, and generate V<sub>REF</sub> when the input is above the threshold voltage. The <u>PWM</u> conditioners can be powered down by setting the <u>SHDN</u> pin low. The PWM outputs are Hi-Z during shutdown.

#### General Purpose Op Amps (OP1, OP2)

The general purpose op amps, OP1 and OP2, feature a low operating supply voltage, low input bias current, rail-to-rail outputs, and a maximized ratio of Gain Bandwidth Product (GBWP) to supply current. These CMOS devices feature ultra-low input bias current up to 15pA at  $85^{\circ}\text{C}.$  They are unity-gain stable with a 200kHz GBWP, driving capacitive loads up to 100pF. The input common mode voltage range can extend 100mV below ground with excellent common-mode rejection. The OP1 and OP2 op amps can drive the output to within 25mV of both supply rails with a 100k $\Omega$  load. Op amp settling time depends primarily on the output voltage and is slew-rate limited.

The general-purpose op amps can be used as PWM filters, linear filters/amplifiers, or as linear or shunt regulator controllers, refer to the *Application Information* section.

#### Zero-Drift High Bandwidth Op Amp (OP3)

The zero-drift, wide bandwidth op amp OP3 uses an innovative auto-zero technique that allows precision and low noise with a minimum amount of power. The ultralow input offset voltage, offset drift, and 1/f noise allow for building a highly accurate current transmitter. The high GBWP allows for noise suppression over a wider frequency band. The OP3 amplifier achieves rail-to-rail performance at the output.

Driving large capacitive loads can cause instability in many op amps. The OP3 amplifier is stable with capacitive loads up to 300pF. Stability with higher capacitive loads can be improved by adding an isolation resistor in series with the op amp output.

#### Low-Drift 2.5V Voltage Reference

The precision bandgap reference uses a proprietary curvature-correction circuit and laser-trimmed thin-film resistors, resulting in a low temperature coefficient of <10ppm/°C, and initial accuracy of better than 0.2%. The reference can sink and source up to 500µA, making it attractive for use in low-voltage applications. It is stable for capacitive loads up to 2nF. In applications where the load can experience step changes, an output capacitor will reduce the amount of overshoot (or undershoot) and assist the circuit's transient response. The reference typically turns on and settles to within 0.1% of its final value in 220µs.

#### **General-Purpose Comparators**

The comparators COMP1 and COMP2 feature a  $2\mu s$  propagation delay. Two independent rails supply each comparator. The input stage operates with  $V_{CCI}$  from 3.0V to 5.5V, and the output drivers operate with VDD from 1.8V to 3.6V. This allows for a direct connection to a microcontroller. The internal output driver allows for rail-to-rail output swings with up to  $100\mu A$  load. Both comparators offer a push-pull output that sinks and sources current.

The input common-mode voltage range for these devices extends from 0V to  $V_{\rm CCI}$  - 1.3V. The MAX12900's comparators can operate at any differential input voltage within these limits. Input bias current is typically less than 1nA.

These comparators can be used for VCC, VDD or VREF voltage monitoring or other diagnostic functions, providing status information to the microcontroller.

#### LDO

All components of the MAX12900 are powered from an integrated LDO that generates a 3.0V to 5.5V VCCI voltage from an input VCC voltage of 4.0V to 36V. The LDO provides a clean supply for sensitive analog circuitry. The output of the LDO is set by external resistors and can be selected using the following equation:

$$V_{OLIT} = 1.212V \times (1 + R1/R2)$$

Where, 1.212V is an internal reference voltage, R1 and R2 form a resistor divider providing feedback voltage to close the LDO loop, refer to the typical application diagrams. It is recommended that R2 be less than or equal to  $470k\Omega$ . For example, for VCCI = 3.3V, R1 = 698k and R2 = 402k can be used from standard 1% E96 resistor series values.

#### **Application Information**

#### Loop-Powered 4-20mA Sensor Transmitter with PWM inputs

One of the possible implementations of a loop powered 4-20mA sensor transmitter is shown in <a href="Figure 2">Figure 2</a>. In this application diagram, the PWM inputs from a microcontroller are reshaped by the conditioners, filtered by the OP1 op amp and converted to an analog voltage. The voltage is then converted to a 4-20mA loop current by OP3, an external transistor Q1 and a current sense resistor RSENSE.




Figure 2. Loop-Powered 4-20mA Transmitter with Two PWM Inputs

The component selection of this circuit is as follows.

Let us assume the loop current range is 2.5mA to 27.5mA including NAMUR burnout detection. With the 24.9 $\Omega$  RSENSE resistor and the 2.5mA to 27.5mA loop current range, the non-inverting input of OP3 (OP3P) should be in the range 62.25mV (2.5mA x 24.9 $\Omega$  = 62.25mV) to 684.75mV (27.5mA x 24.9 $\Omega$  = 684.75mV).

The loop current ( $I_{loop}$ ) has two components: offset current generated by the reference output ( $I_{offset}$ ) and PWM signals converted to current ( $I_{PWMA}$ ,  $I_{PWMB}$ ).

After power-up, assuming the PWM signals do not contribute to the loop current, the initial 2.5mA offset current is generated by the reference voltage as follows:

$$loffset = \frac{REFO \times R13}{R8 \times R_{SENSE}}$$

The PWM currents are given by

$$\begin{split} I_{PWMA} = & \frac{PWMADC \times REFO \times \left(\frac{R5}{R3}\right) \times R13}{R7 \times R_{SENSE}} \\ I_{PWMB} = & \frac{PWMBDC \times REFO \times \left(\frac{R5}{R4}\right) \times R13}{R7 \times R_{SENSE}} \end{split}$$

where, PWMADC and PWMBDC are the PWM duty cycles.

# DAC Implementation with PWM and Low-Pass Filter

The sensor data received from the microcontroller can be arranged into a coarse and a fine PWM signal.

Both the coarse and fine signals can have up to 8 bits of resolution. The PWM signals are then converted to their voltage level representations via a LPF. The PWM outputs from the MAX12900 connect to the LPF through two gain setting resistors with ratios up to 1:256; the voltage levels at the output of the LPF are proportional to the PWM duty cycles.

The application diagram in Figure 2 shows an implementation of a 14-bit resolution signal path. The PWMAP input receives the coarse signal with 8-bits of resolution, and the PWMBP input receives the fine signal with 6-bits of resolution. A 1:66 ratio is used for the two gain setting resistors.

The coarse gain is set to 1 by using a 22.6k $\Omega$  gain resistor R3 and a 22.6k $\Omega$  feedback resistor R5, while the fine gain is set to 1/66 by using a 1.5M $\Omega$  gain resistor R4. The two PWM outputs are summed via the 22.6k $\Omega$  feedback resistor R5 of OP1.

The PWM frequency and filter parameters must satisfy the 4–20mA current loop noise requirements. In this example, the PWM frequency is 10kHz and the 4–20mA transmitter is designed to meet the HART specification. Consequently, the broadband noise of the current loop during silence must be below 138mV<sub>RMS</sub>, and the inband noise (500Hz–10kHz) must be below 2.2mV<sub>RMS</sub> across a 500 $\Omega$  loop load. In order to reduce the noise level to 2.2mV<sub>RMS</sub> in-band, the LPF should suppress the noise by more than 60dB (2.5V/2.2mV = 1136.4 or 61dB). Therefore, the cut-off frequency of the LPF should be less than 70Hz with a 40dB/decade roll-off slope. OP1 implements a second-order multi-feedback LPF.

#### **Voltage-Controlled Current Source**

The integrated OP3 op amp can be combined with an external current modulating transistor Q1 to implement a precision voltage controlled current source. Q1 can be either an N-MOSFET or a bipolar NPN transistor and needs to satisfy the peak voltage and power dissipation criteria of the current loop. OP3 and Q1, in combination with a few external components, provide an optimal point to compensate the current loop.

#### **Loop Current Diagnostic**

In the application example of <u>Figure 2</u>, the second general purpose amplifier (OP2) is used for current diagnostics and provides feedback to the microcontroller.

#### **Connection with a Sensor**

The MAX12900 can work with any kind of sensor transmitter, even though it is designed with smart sensors in mind. A smart sensor means that it has an integrated microcontroller and the ability to provide either linear analog or PWM output. If the total current consumption of the transmitter is less than 4mA, power to the sensor and the digital VDD supply can be provided directly from the VCCI pin. If the transmitter requires more than 4mA, an external dc-dc switching converter can be used. Such

a scenario is shown in the application circuit in <u>Figure 3</u>, where OP2 is utilized as a linear voltage regulator and the dc-dc converter powers the microcontroller and drives the VDD supply pin.

# Loop Powered 4-20mA Transmitter for Explosion-Proof Devices

If the sensor is to be deployed in hazardous or explosive areas, it must use additional protective components to limit the electrical energy from short circuit or failure conditions, and to prevent sparks that could cause an explosive atmosphere to ignite.

Figure 4 shows an application circuit with improved protection in hazardous environments. In order to limit the electrical energy that goes to the sensor transmitter, an additional Q2 transistor and Zener diodes are added. Typically, a Zener diode should have a clamping voltage from 5V to 12V. In this case, both Q1 and Q2 transistors are the current modulating elements of the circuit. The total 4-20mA loop current is the sum of the current flowing through the Zener diodes, the Q1 transistor and the sensor. Each current path is protected by limiting resistors. Most of the power dissipation is spread out through Q1, Q2 and the Zener diodes, which makes the system design more robust.




Figure 3. Loop-Powered 4-20mA Transmitter with an External Voltage Regulator




Figure 4. Loop-Powered 4-20mA Transmitter for Hazardous Environments

# **Ordering Information**

PART	PACKAGE	BODY SIZE	PIN PITCH	TEMP RANGE (°C)
MAX12900AATJ+	TQFN32	5mm x 5mm	0.5mm	-40 to +125
MAX12900AATJ+T	TQFN32	5mm x 5mm	0.5mm	-40 to +125

<sup>+</sup> Denotes a lead(Pb)-free/RoHS-compliant package.

## **Chip Information**

PROCESS: BICMOS

T = Tape and Reel

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	9/17	Initial release	_	
1	10/17	Updated title of data sheet	1–30	
2	3/18	Updated Equation 3	26	

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.