

TPS76901-EP

www.ti.com

SLVSA53A-NOVEMBER 2009-REVISED DECEMBER 2009

# ULTRALOW-POWER 100-mA LOW DROPOUT LINEAR REGULATORS

Check for Samples: TPS76901-EP

### FEATURES


- 100-mA Low-Dropout Regulator
- Available in Adjustable Versions
- Only 335-µA Quiescent Current With 100 mA at 150°C
- 1-µA Quiescent Current in Standby Mode
- Dropout Voltage Typically 71 mV at 100 mA
- Over Current Limitation

### **APPLICATIONS**

- Down-Hole Drilling
- High Temperature Environments

### SUPPORTS EXTREME TEMPERATURE APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Extreme (-55°C/150°C) Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
- Texas Instruments' high temperature products utilize highly optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures.



(1) Custom temperature ranges available

### DESCRIPTION

The TPS76901 low-dropout (LDO) voltage regulator offers the benefits of low dropout voltage, ultralow-power operation, and miniaturized packaging. This regulator features low dropout voltages and ultralow quiescent current compared to conventional LDO regulators. The TPS76901 is ideal for micropower operations and where board space is at a premium.

A combination of new circuit design and process innovation has enabled the usual PNP pass transistor to be replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low, and is directly proportional to the load current. Since the PMOS pass element is a voltage-driven device, the quiescent current is ultralow (28  $\mu$ A maximum) and is stable over the entire range of output load current (0 mA to 100 mA). Intended for use in portable systems such as laptops and cellular phones, the ultralow-dropout voltage feature and ultralow-power operation result in a significant increase in system battery operating life.

The TPS76901 also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1  $\mu$ A, typical at T<sub>J</sub> = 25°C. The TPS76901 is a variable version programmable over the range of 1.2 V to 4.5 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## TPS76901-EP

180

#### SLVSA53A - NOVEMBER 2009-REVISED DECEMBER 2009

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


#### **ORDERING INFORMATION**<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 150°C	DBV	TPS76901SDBVTEP	PCFS

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (1)Web site at www.ti.com.

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (2)www.ti.com/sc/package.

#### FUNCTIONAL BLOCK DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
$V_{REF}$	Input voltage range <sup>(2)</sup>	-0.3 to 13.5	V
	Voltage range at EN	–0.3 to V <sub>I</sub> + 0.3	V
	Voltage on OUT, FB	7	V
	Peak output current	Internally limited	
	ESD rating, HBM	2	kV
	Continuous total power dissipation	See Dissipation Ratings Table	
TJ	Operating virtual junction temperature range	-55 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)All voltage values are with respect to network ground terminal. www.ti.com



www.ti.com

#### THERMAL CHARACTERISTICS

BOARD	PACKAGE	R <sub>θJC</sub>	R <sub>θJA</sub>	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C
Low K <sup>(1)</sup>	DBV	65.8 °C/W	259 °C/W	3.9 mW/°C
High K <sup>(2)</sup>	DBV	65.8 °C/W	180 °C/W	5.6 mW/°C

(1) The JEDEC Low K (1s) board design used to derive this data was a 3-inch x 3-inch, two layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC High K (2s2p) board design used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VI	Input votlage <sup>(1)</sup>	5	10	V
Vo	Ouput voltage range	1.2	4.5	V
I <sub>O</sub>	Continuous output current <sup>(2)</sup>	0	100	mA
TJ	Operating junction temperature	-55	150	°C

(1) To calculate the minimum input voltage for your maximum output current, use the following formula:

(2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
V	Output voltage		$T_J = 25^{\circ}C$		Vo		V	
Vo	(10 µA to 100 mA load) <sup>(1)</sup>	12. V ≤ V <sub>O</sub> ≤ 4.5 V	$T_J = -55^{\circ}C$ to $150^{\circ}C$	0.97V <sub>O</sub>		1.03V <sub>O</sub>	v	
	Quiescent Current	<del>EN</del> = 0 V, 0 mA < I <sub>O</sub> < 100 mA	$T_J = 25^{\circ}C$		17			
Ι <sub>Q</sub>	(GND current) <sup>(1) (2)</sup>	$\overline{\text{EN}} = 4 \text{ V},$ I <sub>O</sub> = 100 mA	$T_J = -55^{\circ}C$ to $150^{\circ}C$			28	μA	
	Lood regulation	$\overline{EN} = 0 V,$	$T_J = 25^{\circ}C$		12		~~\/	
Load regulation		$I_{O} = 0$ to 100 mA	T <sub>J</sub> = 150°C		13.5		mV	
	Output voltage line regulation	$5 V \le V_1 \le 10 V^{(1)}$	$T_J = 25^{\circ}C$	0.04			%	
$(\Delta V_O/V_O)^{(2)}$		$5 V \ge V_1 \ge 10 V^{(1)}$	$T_J = -55^{\circ}C$ to $150^{\circ}C$			0.1	%	
V <sub>N</sub>	Output noise voltage	$\begin{array}{l} \text{BW} = 300 \text{ Hz to } 50 \text{ kHz}, \\ \text{C}_{\text{O}} = 10 \ \mu\text{F} \end{array}$	$T_J = 25^{\circ}C$		190		µVms	
		$V_{O} = 0 V^{(1)}$	$T_J = 25^{\circ}C$		350			
	Output current limit	$v_0 = 0 v^{\gamma}$	$T_J = -55^{\circ}C$ to $150^{\circ}C$			750	mA	
	Standby autrant	$\overline{EN} = V_1, 5 V \le V_1 \le 10 V$	$T_J = 25^{\circ}C$		1			
ISTDBY	Standby current	$EIN = V_{ }, S V \leq V_{ } \leq 10 V$	$T_{J} = -55^{\circ}C$ to $150^{\circ}C$			2.4	μA	
I <sub>FB</sub>	FB input current	FB = 1.18 V	$T_J = -55^{\circ}C$ to $150^{\circ}C$	-1		1	μA	
V <sub>IH</sub>	High level enable input voltage	5 V ≤ V <sub>I</sub> ≤ 10 V	$T_J = 25^{\circ}C$	1.7			V	
M			$T_J = 25^{\circ}C$			0.9		
V <sub>IL</sub> Low level enable input v	Low level enable input voltage	5 V ≤ V <sub>I</sub> ≤ 10 V	T <sub>J</sub> = 150°C	0.75			V	
PSRR	Power supply ripple rejection	f = 1  kHz, CO = 10 $\mu F^{(1)}$	$T_J = 25^{\circ}C$		60		dB	
	land some st	$\overline{EN} = 0 V$		-1	0	1		
I <sub>IN</sub>	Input current	$\overline{EN} = V_1$	$T_{\rm J} = -55^{\circ}{\rm C}$ to $150^{\circ}{\rm C}$	-1		1	μA	

(1) Minimum IN operating voltage is 5V. Maximum IN voltage 10 V, minimum output current 10 µA, maximum output current 100 mA.

(2) Line Regulation (%) =  $(\Delta V_{OUT}) / (\Delta V_{IN}) \times 100$ 

 $V_{I}(min) = V_{O}(max) + V_{DO}(max load).$ 




www.ti.com


### **DEVICE INFORMATION**

#### **TERMINAL FUNCTIONS**

TE	RMINAL	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN	1	I	Input
GND	2	-	Ground
EN	3	I	Enable
FB	4	I	Feedback
OUT	5	0	Output









www.ti.com

Texas

INSTRUMENTS





Figure 3.



### **TYPICAL CHARACTERISTICS (continued)**

Continuous T<sub>J</sub> - °C

Figure 4. TPS76901SDBVTEP Operating Life Derating Chart

Note:

- 1. See datasheet for absolute maximum and minimum recommended operating conditions.
- 2. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

\_\_\_\_\_

XAS

**NSTRUMENTS** 

www.ti.com



#### **APPLICATION INFORMATION**<sup>(1)</sup>

The TPS76901 low-dropout (LDO) regulator has been optimized for use in battery-operated equipment. It features extremely low dropout voltages, low quiescent current (17  $\mu$ A nominally), and enables inputs to reduce supply currents to 1  $\mu$ A when the regulators are turned off.

#### **DEVICE OPERATION**

The TPS76901 uses a PMOS pass element to dramatically reduce both dropout voltage and supply current over more conventional PNP-pass-element LDO designs. The PMOS pass element is a voltage-controlled device and, unlike a PNP transistor, it does not require increased drive current as output current increases. Supply current in the TPS76901 is essentially constant from no load to maximum load.

Current limiting prevents damage by excessive output current. The device switches into a constant-current mode at approximately 350 mA; further load reduces the output voltage instead of increasing the output current. The PMOS pass element includes a back gate diode that conducts reverse current when the input voltage level drops below the output voltage level.

A voltage of 1.7 V or greater on the EN input will disable the TPS76901 internal circuitry, reducing the supply current to 1  $\mu$ A. A voltage of less than 0.9 V on the EN input will enable the TPS76901 and will enable normal operation to resume. The EN input does not include any deliberate hysteresis, and it exhibits an actual switching threshold of approximately 1.5 V.

A typical application circuit is shown in Figure 5.




Figure 5. Typical Application Circuit

#### **EXTERNAL CAPACITOR REQUIREMENTS**

Although not required, a 0.047-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS76901, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS76901 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7  $\mu$ F. The ESR (equivalent series resistance) of the capacitor should be between 0.2  $\Omega$  and 10  $\Omega$ . to ensure stability. Capacitor values larger than 4.7  $\mu$ F are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7  $\mu$ F are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7- $\mu$ F surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer ceramic capacitors are series resistances and may thus require the addition of a low value series resistor to ensure stability.

(1) Application information is provided for commercial temperature as a reference and not for high temperature.

PART NO.	MANUFACTURER	VALUE	MAX ESR <sup>(1)</sup>	SIZE (H x L x W) <sup>(1)</sup>
T494B475K016AS	KEMET	4.7 µF	1.5 Ω	1.9 x 3.5 x 2.8
195D106x0016x2T	SPRAGUE	10 µF	1.5 Ω	1.3 x 7.0 x 2.7
695D106x003562T	SPRAGUE	10 µF	1.3 Ω	2.5 x 7.6 x 2.5
TPSC475K035R0600	AVX	4.7 µF	0.6 Ω	2.6 x 6.0 x 3.2

#### Table 1. CAPACITOR SELECTION

(1) Size is in mm. ESR is maximum resistance in Ohms at 100 kHz and T<sub>A</sub> = 25°C. Contact manufacturer for minimum ESR values.

#### **OUTPUT VOLTAGE PROGRAMMING**

The output voltage of the TPS76901 adjustable regulator is programmed using an external resistor divider as shown in Figure 6. The output voltage is calculated using:

$$V_o = V_{REF} \bullet \left( 1 + \frac{RI}{R2} \right)$$

Where:

 $V_{\text{REF}} = 1.127 \text{ V typ}$  (the internal reference voltage)

≥1.7

Resistors R1 and R2 should be chosen for approximately 7-µA divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k $\Omega$ to set the divider current at 7 µÅ and then calculate R1 using:

$$RI = \left(\frac{V_o}{V_{REF}} - 1\right) \cdot R2$$
TPS76901
$$(2)$$

OUT

FB

R2

GND <u>\_</u>2

EN

۷n

FSR = 0.20

1. The above calculations hold good for room temperature values only.

## **REGULATOR PROTECTION**

Note:

The TPS76901 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

Figure 6. Adjustable LDO Reulator Programming

The TPS76901 features internal current limiting protection. During normal operation, the TPS76901 limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the over current condition ends.



www.ti.com

(1)



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS76901SDBVTEP	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	PCFS	Samples
V62/10607-01XE	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	PCFS	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

**OTHER QUALIFIED VERSIONS OF TPS76901-EP:** 

NOTE: Qualified Version Definitions:


## PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nom	inal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76901SDBVTEP	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Feb-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76901SDBVTEP	SOT-23	DBV	5	250	182.0	182.0	20.0

# **DBV0005A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.This drawing is subject to change without notice.Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.




# **DBV0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **DBV0005A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated