# *MPM3650C*



2.75 to 17V, 6A, 1.2MHz, Ultra-Thin, Synchronous, Step-Down Power Module with Forced Continuous Conduction Mode

# DESCRIPTION

The MPM3650C is a fully integrated high-frequency, synchronous, rectified, step-down power module with an internal inductor. It offers a highly compact solution to achieve 6A of continuous output current ( $I_{OUT}$ ) across a wide input voltage ( $V_{IN}$ ) range, with excellent load and line regulation. The MPM3650C offers synchronous mode for high efficiency across the entire output current load range.

Constant-on-time (COT) control provides fast transient response, easy loop design, and tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MPM3650C requires a minimal number of readily available, standard external components, and is available in a space-saving QFN-24 (4mmx6mm) package.


# FEATURES

- Wide 2.75V to 17V Operating Input Voltage (V<sub>IN</sub>) Range
- Output Current ( $I_{OUT}$ ):  $\circ$  0.6V to 1.8V, 6A IOUT
  - 0.6V to 1.8V, 6A lout
     1.8V to 3.3V, 5A lout
- Internal Power MOSFETs
- Internal Power MOSFETs
  Adjustable Output from 0.6V
- High-Efficiency Synchronous Mode
- Forced Continuous Conduction Mode (FCCM) for Low Output Voltage Ripple
- Supports Pre-Biased Start-Up
- 1200kHz Fixed Switching Frequency (f<sub>sw</sub>)
- Configurable External Soft-Start Time (t<sub>SS</sub>)
- Enable (EN) and Power Good (PG) for Power Sequencing
- Over-Current Protection (OCP) with Hiccup Mode
- Available in a QFN-24 (4mmx6mmx1.6mm) package

# **APPLICATIONS**

- Field-Programmable Gate Array (FPGA) Power Systems
- Optical Modules
- Telecommunications
- Networking
- Industrial Equipment

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.





### **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating
MPM3650CGQW	QFN-24 (4mmx6mmx1.6mm)	See Below	3

\* For Tape & Reel, add suffix -Z (e.g. MPM3650CGQW-Z).

# **TOP MARKING**


# MPSYWW M3650C LLLLLL

М

MPS: MPS prefix Y: Year code WW: Week code M3650C: Part number LLLLLL: Lot number M: Module

#### **TOP VIEW** PGND SW VIN PG 24 23 22 21 PGND PG 20 PGND SS 19 PGND 18 AGND PGND FB 17 PGND 16 EN VCC BST 15 SW SW

**PACKAGE REFERENCE** 



QFN-24 (4mmx6mmx1.6mm)



Pin #	Name	Description			
1, 2, 3, 4, 5, 24	PGND	<b>System ground.</b> The PGND pin is the regulated output voltage's (V <sub>OUT</sub> 's) reference ground. Careful consideration must be taken when designing the PCB layout. Connect PGND to ground with multiple copper pours and vias.			
6	VCC	Internal bias supply output.			
7, 8, 13, 14, 23	SW	Switch output. Float the SW pins.			
9, 10, 11, 12	OUT	Output pin. Connect the OUT pin to the output capacitor (COUT).			
15	BST	Bootstrap. Float the BST pin.			
16	EN	<b>Enable.</b> Pull the EN pin high to turn the part on; float EN to turn it off. EN is pulled to AGND via an internal 1.2M $\Omega$ pull-down resistor (R <sub>EN_PD</sub> ).			
17	FB	<b>Feedback.</b> To set V <sub>OUT</sub> , connect the FB pin to the tap of an external resistor divider connected between the output and AGND.			
18	AGND	<b>Signal ground.</b> The AGND pin is not connected internally to the system ground. When designing the PCB layout, ensure that AGND is connected to the system ground.			
19	SS	<b>Soft start.</b> Connect a capacitor between the SS pin and AGND to set the soft-start time (tss) and to avoid start-up inrush current. SS has an internal 22nF capacitor (Css).			
20, 21	PG	<b>Power good output.</b> The PG pin is an open-drain output. PG's state changes if one of the following protections is triggered: under-voltage protection (UVP), over-current protection (OCP), or over-temperature protection (OTP). PG's state also changes if an over-voltage (OV) condition occurs.			
22	VIN	<b>Supply voltage.</b> The MPM3650 operates from a 2.75V to 17V input rail. Use a $0.1\mu$ F input capacitor ( $C_{IN}$ ) in a 0402 package to decouple the input rail. Use wide PCB traces to make the connection.			

# **PIN FUNCTIONS**

# **ABSOLUTE MAXIMUM RATINGS** (1)

V <sub>IN</sub>	
V <sub>SW</sub>	
-0.3V (-5V < 10ns) to V <sub>IN</sub> + 0.7V	(23V < 10ns)
V <sub>BST</sub>	V <sub>SW</sub> + 4V
V <sub>EN</sub>	
All other pins	
Continuous power dissipation (TA	
Junction temperature	
Lead temperature	
Storage temperature6	65°C to +125°C

#### ESD Ratings

Human body model (HBM)	. 2kV
Charged device model (CDM)	2kV

#### **Recommended Operating Conditions** <sup>(3)</sup>

Supply voltage (V <sub>IN</sub> )	2.75V to 17V
Output voltage (V <sub>OUT</sub> )	
Operating junction temp (T <sub>J</sub> )	)40°C to +125°C

 Thermal Resistance
 θ<sub>JA</sub>
 θ<sub>JC</sub>

 EVM3650C-QW-00A <sup>(4)</sup>.....32.75...10.217 °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation on EVM3650C-QW-00A board at any ambient temperature is calculated by  $P_D$  (MAX) = ( $T_J$  (MAX) -  $T_A$ ) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the device may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on EVM3650C-QW-00A, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

#### $V_{IN} = 5V$ , $T_J = -40^{\circ}C$ to $+125^{\circ}C$ <sup>(5)</sup>, typical value is tested at $T_J = 25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input voltage	V <sub>IN</sub>		2.75		17	V
Supply Current						
Shutdown current	I <sub>SD</sub>	$V_{EN} = 0V$		2	5	μA
Quiescent current	lq	$V_{EN} = 2V, V_{FB} = 0.65V$		100	150	μA
MOSFET						
Switch leakage	I <sub>SW_LKG</sub>	$V_{EN} = 0V, V_{SW} = 7V$			5	μA
Current Limit						
Valley current limit			6	7		Α
Short hiccup duty cycle (6)	DHICCUP			10		%
Switching Frequency and I	Minimum On/Off	Timer				
Switching frequency	fsw		0.9	1.2	1.6	MHz
Minimum on time <sup>(6)</sup>	ton_min			50		ns
Minimum off time <sup>(6)</sup>	toff_min			100		ns
Reference and Soft Start (S	S)					
Foodbook (ER) voltago	V <sub>FB</sub>	$T_J = 25^{\circ}C$	594	600	606	mV
Feedback (FB) voltage	V FB	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	591	600	609	111 V
FB current	I <sub>FB</sub>	V <sub>FB</sub> = 700mV		10	50	nA
Soft-start current	Iss_start		4	6	8	μΑ
Enable (EN) and Under-Vol	tage Lockout (U	VLO)				
EN rising threshold	V <sub>EN_RISING</sub>		1.19	1.23	1.27	V
EN falling threshold	V <sub>EN_FALLING</sub>		0.96	1	1.04	V
EN pull-down resistor	R <sub>EN_PD</sub>			1.2		MΩ
VCC						
VCC UVLO rising threshold	VCC_UVLO_RISING		2.4	2.5	2.6	V
VCC UVLO threshold				200		m\/
hysteresis	Vcc_uvlo_hys			200		mV
VCC regulator voltage	Vcc	$V_{IN} = 5V$		3.5		V
VCC load regulation	REGvcc	Icc = 5mA		3		%
Power Good (PG)						
PG under-voltage (UV)	$V_{PG_UV_RISING}$		0.85	0.9	0.95	V <sub>FB</sub>
rising threshold						. 5
PG UV falling threshold	VPG_UV_FALLING		0.75	0.8	0.85	VFB
PG over-voltage (OV) rising	$V_{PG_OV_RISING}$		1.15	1.2	1.25	VFB
threshold						
PG OV falling threshold	VPG_OV_FALLING		1.05	1.1	1.15	V <sub>FB</sub>
PG delay	tdelay_pg	Both edges		50		μs
PG sink current capability	V <sub>PG_SINK</sub>	4mA sink			0.4	V
PG leakage current	IPG_LEAK	$V_{PG} = 5V$			10	μA
Thermal Protection						
Thermal shutdown (6)	T <sub>SD</sub>			150		°C
Thermal hysteresis (6)	T <sub>SD_HYS</sub>			20		°C

Notes:


5) Not tested in production. Guaranteed by over-temperature correlation.

6) Guaranteed by design and characterization testing.



# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $C_{OUT} = 4x22\mu$ F,  $f_{SW} = 1200$ kHz,  $T_A = 25$ °C, unless otherwise noted.




MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2021 MPS. All Rights Reserved.




 $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $C_{OUT} = 4x22\mu$ F,  $f_{SW} = 1200$ kHz,  $T_A = 25$ °C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.




 $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $C_{OUT} = 4x22\mu$ F,  $f_{SW} = 1200$ kHz,  $T_A = 25^{\circ}$ C, unless otherwise noted.






 $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $C_{OUT} = 4x22\mu$ F,  $f_{SW} = 1200$ kHz,  $T_A = 25$ °C, unless otherwise noted.






 $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $C_{OUT} = 4x22\mu$ F,  $f_{SW} = 1200$ kHz,  $T_A = 25^{\circ}$ C, unless otherwise noted.





















Shutdown through EN Iout = 6A



10ms/div.



 $V_{IN} = 5V$ ,  $V_{OUT} = 1V$ ,  $C_{OUT} = 4x22\mu$ F,  $f_{SW} = 1200$ kHz,  $T_A = 25^{\circ}$ C, unless otherwise noted.





# FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



# **OPERATION**

The MPM3650C is a fully integrated, synchronous, rectified, step-down power module. Constant-on-time (COT) control provides fast transient response and easy loop stabilization. Figure 2 shows the MPM3650C's simplified ramp compensation block.




Figure 2: Simplified Ramp Compensation Block

At the beginning of each cycle, the high-side MOSFET (HS-FET) turns on once the feedback (FB) voltage (V<sub>FB</sub>) drops below the reference voltage (V<sub>REF</sub>), and indicates there is an insufficient output voltage (V<sub>OUT</sub>). The on time (t<sub>ON</sub>) is determined by both V<sub>OUT</sub> and the input voltage (V<sub>IN</sub>) to make the switching frequency (f<sub>SW</sub>) fairly constant across the entire V<sub>IN</sub> range.

After  $t_{ON}$  elapses, the HS-FET turns off. Once  $V_{FB}$  drops below  $V_{REF}$ , it turns on again. The converter regulates  $V_{OUT}$  by repeating this operation. The integrated low-side MOSFET (LS-FET) turns on once the HS-FET turns off to minimize conduction loss. If both the HS-FET and LS-FET are on at the same time, a dead short occurs between input and PGND. This is called shoot-through. To avoid shoot-through, a dead-time (DT) is internally generated between the HS-FET off time ( $t_{OFF}$ ) and LS-FET  $t_{ON}$ , and vice versa.

Internal compensation is applied during COT control to ensure stable operation even when ceramic capacitors are being used as the output capacitors. This internal compensation improves the jitter performance without affecting the line or load regulation.

#### Forced Continuous Conduction Mode (FCCM)

The MPM3650C can operate in forced continuous conduction mode (FCCM). If  $V_{FB+RAMP}$  drops below the error amplifier output ( $V_{EAO}$ ), then the HS-FET turns on for a fixed

interval, which is determined by the one-shot ontimer. Once the HS-FET turns off, the LS-FET turns on and remains on until the next period. Figure 3 shows FCCM operation.




Figure 3: FCCM Operation

During FCCM, the  $f_{SW}$  is fairly constant. This constant  $f_{SW}$  during FCCM is called pulse-width modulation (PWM) mode.

#### **VCC Regulator**

The 3.5V internal regulator powers most of the internal circuitries. This regulator takes the VIN input and operates across the full V<sub>IN</sub> range. If V<sub>IN</sub> exceeds 3.5V, the regulator output is in full regulation. If V<sub>IN</sub> drops below 3.5V, the regulator output decreases following V<sub>IN</sub>. The device includes an internal, 1µF decoupling ceramic capacitor.

#### Enable (EN)

EN is a digital control pin that turns the converter on and off. Drive EN above 1.23V to turn the converter on; drive EN below 1V to turn it off.

When floating EN, pull EN down to AGND via an internal  $1.2M\Omega$  resistor.

EN can be connected directly to the VIN pin. It supports a  $V_{IN}$  range up to 17V.

#### **Under-Voltage Lockout (UVLO) Protection**

Under-voltage lockout (UVLO) protects the MPM3650C from operating at an insufficient supply voltage. The UVLO comparator monitors the output voltage of the internal regulator VCC. The VCC UVLO rising threshold is about 2.5V, and its falling threshold is about 2.3V.

Once  $V_{IN}$  exceeds the UVLO rising threshold voltage, the MPM3650C starts up. If  $V_{IN}$  drops below the UVLO falling threshold, the device shuts down. UVLO is a non-latch protection.



#### Soft Start (SS)

The MPM3650C employs soft start (SS) to ensure that the output ramps up smoothly during start-up. If the EN pin goes high, an internal current source (6µA) charges the SS capacitor (C<sub>SS</sub>). As the device starts up, the SS voltage (V<sub>SS</sub>) takes over V<sub>REF</sub> to the PWM comparator. V<sub>OUT</sub> ramps up smoothly with V<sub>SS</sub>. V<sub>SS</sub> continues to ramp up until V<sub>SS</sub> = V<sub>REF</sub>, at which point V<sub>REF</sub> takes over. Then SS finishes, and the device enters steady state operation. The SS capacitance (C<sub>SS</sub>) can be calculated with Equation (1):

$$C_{SS}(nF) = 0.83 \times \frac{t_{SS}(ms) \times l_{SS}(\mu A)}{V_{REF}(V)}$$
(1)

The MPM3650C has an internal, 22nF soft start capacitor. If the output capacitor ( $C_{OUT}$ ) has a large capacitance, it is not recommended to set the soft-start time ( $t_{SS}$ ) too short, or else the device could too easily reach the current limit during SS.

#### Power Good (PG) Indicator

The PG pin is the open drain of a MOSFET that connects to VCC or another voltage source via a resistor (e.g.  $100k\Omega$ ). If V<sub>IN</sub> is applied before SS completes, then the MOSFET turns on and the PG pin is pulled to PGND. Once V<sub>FB</sub> reaches 90% of V<sub>REF</sub>, PG is pulled high after a 50µs delay. Once V<sub>FB</sub> drops below 80% of V<sub>REF</sub>, PG is pulled low.

If UVLO or over-temperature protection (OTP) occurs, PG is pulled low. If an over-current (OC) condition occurs and  $V_{FB}$  drops below 80% of  $V_{REF}$ , PG is pulled low after a 0.05ms delay. If an over-voltage (OV) condition occurs and  $V_{FB}$  exceeds 120% of  $V_{REF}$ , PG is pulled low after a 0.05ms delay. If  $V_{FB}$  drops below 110% of  $V_{REF}$ , PG is pulled high after a 0.05ms delay.

If the input supply fails to power the MPM3650C, PG is clamped low, even if PG is tied to an external DC source via a pull-up resistor. Figure 4 shows the relationship between the PG voltage  $(V_{PG})$  and the pull-up current.




Figure 4: Clamped VPG vs. Pull-Up Current

#### Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MPM3650C offers valley limit control. The LS-FET monitors the current flow through itself. The HS-FET waits until the valley current limit is not triggered before turning on again.  $V_{OUT}$  decreases until V<sub>FB</sub> drops below the undervoltage (UV) threshold (typically 50% V<sub>REF</sub>). Once a UV fault occurs, the MPM3650C enters hiccup mode to periodically restart the part.

During over-current protection (OCP), the device tries to recover from an OC fault using hiccup mode. OCP includes short-circuit protection (SCP). The MPM3650C disables the output power stage, discharges  $C_{SS}$ , and initiates a SS. If the OC condition remains after SS is complete, the device repeats this operation until the OC condition disappears, and the output rises back to its regulation level. OCP is a non-latch protection.

#### **Pre-Biased Start-Up**

The MPM3650 is designed for monotonic startup into pre-biased loads. If the output is prebiased to a certain voltage during start-up, and the bootstrap (BST) voltage (V<sub>BST</sub>) is refreshed and charged, then the V<sub>SS</sub> is also charged. If V<sub>BST</sub> exceeds its rising threshold and V<sub>SS</sub> exceeds the sensed V<sub>OUT</sub> at the FB pin, the part resumes normal operation.



#### **Thermal Shutdown**

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. If the silicon die temperature exceeds 150°C, the MPM3650C shuts down. Once the temperature drops below its lower threshold (typically 130°C), the chip starts up again.

#### Start-Up and Shutdown Circuit

If both  $V_{IN}$  and the EN voltage ( $V_{EN}$ ) exceed their respective thresholds, the chip starts up. The

reference block starts up first to generate a stable  $V_{\text{REF}}$  and currents. Then the internal regulator starts up to provide a stable supply for the remaining circuits.

Three events can shut down the chip: EN going low, VIN going low, and thermal shutdown. The shutdown procedure first blocks the signaling path to avoid any fault triggering, then the internal supply rail is pulled down to ground.



# **APPLICATION INFORMATION**

### **COMPONENT SELECTION**

#### Setting the Output Voltage

The external resistor divider sets V<sub>OUT</sub>. First, choose a value for R2. Too small of an R2 value leads to considerable quiescent current (I<sub>Q</sub>) loss, while too large an R2 value makes FB noise sensitive. It is recommended that R2 be between  $2k\Omega$  and  $100k\Omega$ . Typically, set the current flowing through R2 below  $250\mu$ A to balance system stability and minimize load loss. Then R1 can be calculated with Equation (2):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2$$
 (2)

Figure 5 shows the feedback circuit.




Figure 5: Feedback Network

Table 1 shows recommended resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

Vout (V)	R1 (kΩ)	R2 (kΩ)	C <sub>F</sub> (pF)	<b>R</b> <sub>T</sub> (Ω)
1	20	30	39	0
1.2	20	20	39	0
1.5	20	13	39	0
1.8	20	10	39	0
2.5	20	6.34	39	0

#### Selecting the Input Capacitor (CIN)

The step-down converter has a discontinuous input current ( $I_{IN}$ ), and requires a capacitor to supply the AC current to the converter while maintaining the DC  $V_{IN}$ . Ceramic capacitors are recommended for the best performance, and should be placed as close to the VIN pin as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended for their stability amid temperature fluctuations.

The capacitor should have a ripple current rating greater than the converter's maximum input

ripple current. The input ripple current  $(I_{CIN})$  can be estimated with Equation (3):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(3)

The worst-case scenario occurs at  $V_{IN} = 2 \times V_{OUT}$ , which can be calculated with Equation (4):

$$I_{CIN} = \frac{I_{OUT}}{2}$$
(4)

For simplification, choose  $C_{IN}$  to have an RMS current rating greater than half of the maximum load current ( $I_{LOAD}$ ).

The input capacitance determines the converter's input voltage ripple ( $\Delta V_{IN}$ ). If the system has an  $\Delta V_{IN}$  requirement, choose an input capacitor that meets the relevant specifications.

 $\Delta V_{IN}$  ripple can be estimated with Equation (5):

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(5)

The worst-case scenario occurs at  $V_{IN} = 2 \times V_{OUT}$ , which can be calculated with Equation (6):

$$\Delta V_{\rm IN} = \frac{1}{4} \times \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}} \tag{6}$$

#### Selecting the Output Capacitor (COUT)

The output capacitor (C<sub>OUT</sub>) is required to maintain the DC V<sub>OUT</sub>. Ceramic or POSCAP capacitors are recommended. The output voltage ripple ( $\Delta$ V<sub>OUT</sub>) can be calculated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(7)

With ceramic capacitors, the capacitance dominates the impedance at  $f_{\text{SW}},$  and causes most of  $\Delta V_{\text{OUT}}.$ 

For simplification,  $\Delta V_{OUT}$  can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(8)



With POSCAP capacitors, the ESR dominates the impedance at  $f_{\text{SW}}.$ 

For simplification,  $\Delta V_{\text{OUT}}$  can be estimated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR} \qquad (9)$$

In addition to accounting for the output ripple, a larger-value  $C_{OUT}$  provides better load transient response. However, if  $C_{OUT}$  is too large,  $V_{OUT}$  is unable to reach the design value during the softstart time (t<sub>SS</sub>), and the device will fail to regulate. The maximum output capacitor value ( $C_{O\_MAX}$ ) can be estimated with Equation (10):

$$C_{\text{OUT}_{MAX}} = (I_{\text{LIM}_{AVG}}) \times t_{\text{SS}} / V_{\text{OUT}}$$
(10)


Where  $I_{LIM\_AVG}$  is the average start-up current during the soft-start period.

#### PCB Layout Guidelines (7)

Efficient PCB layout is critical for stable operation. A 4-layer layout is recommended to improve thermal performance. For the best results, refer to Figure 6 and follow the guidelines below:

- 1. Keep the power loop as small as possible.
- 2. Connect a large ground plane directly to PGND. If the bottom layer is a ground plane, add vias near PGND.
- 3. Place the ceramic input capacitor, especially the small package size (0402) input bypass capacitor, as close to the VIN and PGND pins as possible to minimize high-frequency noise.

- 4. Keep the paths between  $C_{IN}$  and VIN as short and wide as possible.
- 5. Place a VCC decoupling capacitor close to the IC.
- 6. Connect AGND and PGND at the VCC capacitor's ground connection.
- 7. Connect VIN, VOUT, and PGND to a large copper area to improve thermal performance and long-term reliability.
- 8. Connect the PGND areas at the internal layers and bottom layer with multiple vias.
- 9. Ensure that there is a complete ground plane on either the internal layer or the bottom layer.
- 10. Place all signal traces far away from SW.
- 11. Connect the power planes to the internal layers with multiple vias.



#### Figure 6: Recommended PCB Layout

Note:

7) The recommended layout is based on Figure 7 (see the Typical Application Circuits section on page 17).



# **TYPICAL APPLICATION CIRCUITS**






Figure 7: Typical Application Circuit (1V Output)







# **TYPICAL APPLICATION CIRCUITS** (continued)









# **PACKAGE INFORMATION**







TOP VIEW







**BOTTOM VIEW** 



**RECOMMENDED LAND PATTERN** 

#### NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.



 $\bigcirc$ 

Feed Direction

ABCD

 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 


ABCD

 $\bigcirc$ 

ABCD

 $\bigcirc$ 

# **CARRIER INFORMATION**



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MPM3650CGQW-Z	QFN-24 (4mmx6mmx1.6mm)	2500	N/A	13in	12mm	8mm



# **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	12/22/2020	Initial Release	-
		Updated the efficiency curve	1
1.1		Updated "–Z" to "-Z" in the Ordering Information and Carrier Information sections	2, 20
	9/24/2021	Updated the step numbers in the PCB Layout Guidelines section	16
1.1	5/24/2021	Updated the VIN and PGND pin numbers	17–18
		Grammar and formatting updates; updated pagination; updated page headers; added technical abbreviations and shorthand (e.g. $V_{OUT}$ , $V_{REF}$ , $C_{SS}$ , $\Delta V_{IN}$ , $f_{SW}$ , etc.)	All

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.