

# **MOSFET** – P-Channel, POWERTRENCH®

-100 V, -50 A, 22 m $\Omega$ 

## **FDMS86163P**

#### **General Description**

This P-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

#### **Features**

- Max  $r_{DS(on)} = 22 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -7.9 \text{ A}$
- Max  $r_{DS(on)} = 30 \text{ m}\Omega$  at  $V_{GS} = -6 \text{ V}$ ,  $I_D = -5.9 \text{ A}$
- Very Low RDS-on Mid Voltage P-Channel Silicon Technology Optimised for Low Qg
- This Product is Optimised for Fast Switching Applications As Well As Load Switch Applications
- 100% UIL Tested
- This Device is Pb–Free, Halogen Free/BFR Free and is RoHS Compliant

#### **Applications**

- Active Clamp Switch
- Load Switch

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Parameter	Parameter	Symbol	Value	Unit
Drain-to-Source	$V_{DS}$	-100	٧	
Gate-to-Source	V <sub>GS</sub>	±25	V	
Drain Current -C -C -F	I <sub>D</sub>	-50 -7.9 -100	Α	
Single Pulse Ava	E <sub>AS</sub>	486	mJ	
Power Dissipation	on $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note1a)	P <sub>D</sub>	104 2.5	W
Operating and Storage Junction Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

BV <sub>DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
-100 V	22 m $\Omega$ @ –10 V	-50 A	



#### **MARKING DIAGRAM**




\$Y = onsemi Logo &Z = Assembly Location &3 = 3-Digit Date Code

&K = Lot Code

FDMS86163P = Specific Device Code

#### **PIN CONNECTION**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
FDMS86163P	PQFN-8 (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (Note 1a)	50	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Cond	ditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS			•			
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu\text{A},  V_{GS} =$	0 V	-100	_	-	V
$\Delta BV_{DSS}/ \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Refere	I <sub>D</sub> = -250 μA, Referenced to 25°C		-59	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -80 \text{ V}, V_{GS} = 0$	0 V	-	-	-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0$	0 V	-	-	±100	nA
ON CHARA	CTERISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = -25$	0 μΑ	-2	-2.8	-4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = -250 μA, Referenced to 25°C		-	6.2	-	mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, I_D = -7.9 \text{ A}$		-	17.8	22	mΩ
		$V_{GS} = -6 \text{ V}, I_D = -5.9 \text{ A}$		-	21.3	30	
		$V_{GS} = -10 \text{ V}, I_D = -7.9 \text{ A}, T_J = 125^{\circ}\text{C}$		-	29	36	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_D = -7.9 \text{ A}$		-	29	-	S
DYNAMIC C	HARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -50 V, V <sub>GS</sub> = 0 V, f = 1 MHz		-	3070	4085	pF
C <sub>oss</sub>	Output Capacitance			-	501	670	
C <sub>rss</sub>	Reverse Transfer Capacitance			-	21	35	
R <sub>g</sub>	Gate Resistance			0.1	2.6	5.3	Ω
SWITCHING	CHARACTERISTICS						
t <sub>d(on)</sub>	Turn-On Delay	$V_{DD} = -50 \text{ V}, I_D = -7.9 \text{ A},$ $V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		-	17	30	ns
t <sub>r</sub>	Rise Time			-	8.8	18	
t <sub>d(off)</sub>	Turn-Off Delay			-	33	53	
t <sub>f</sub>	Fall Time			-	6.9	14	
$Q_g$	Total Gate Charge	$V_{GS} = 0 V \text{ to } -10 V$		-	42	59	nC
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to -6 V	I <sub>D</sub> = -7.9 A	_	26	37	
Q <sub>gs</sub>	Gate to Source Gate Charge	$V_{DD} = -50 \text{ V}, I_D = -7$	'.9 A	-	11.8	_	
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			_	7.1	_	Ĭ


#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DRAIN-SOU						
$V_{SD}$		V <sub>GS</sub> = 0 V, I <sub>S</sub> = -7.9 A (Note 2)	-	-0.81	-1.3	V
	Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -2 A (Note 2)	_	-0.75	-1.2	
t <sub>rr</sub>	Reverse Recovery Time	$I_F = -7.9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	_	63	102	ns
Q <sub>rr</sub>	Reverse Recovery Charge		ı	132	210	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed

by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) 50°C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. Starting  $T_J = 25^{\circ}C$ ; P-ch: L = 3 mH,  $I_{AS} = -18$  A,  $V_{DD} = -100$  V,  $V_{GS} = -10$  V. 100% test at L = 0.1 mH,  $I_{AS} = -58$  A. 4. Pulse Id refers to Figure 11. Forward Bias Safe Operation Area.

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

## **TYPICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (continued)





Figure 13. Junction-to-Case Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





**DATE 21 JAN 2022** 








ON FOUR SIDES


#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.









## RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	MILLIMETERS				
Diwi	MIN.	NOM.	MAX.		
Α	0.90	1.00	1.10		
A1	0.00	-	0.05		
b	0.21	0.31	0.41		
b1	0.31	0.41	0.51		
A3	0.15	0.25	0.35		
D	4.90	5.00	5.20		
D1	4.80	4.90	5.00		
D2	3.61	3.82	3.96		
Е	5.90	6.15	6.25		
E1	5.70	5.80	5.90		
E2	3.38	3.48	3.78		
E3	(	0.30 REF	:		
E4	(	0.52 REF			
е	,	1.27 BSC	;		
e/2	(	0.635 BS	С		
e1	;	3.81 BSC	;		
e2	0.50 REF				
L	0.51	0.66	0.76		
L2	0.05	0.18	0.30		
L4	0.34	0.44	0.54		
Z	0.34 REF				
θ	0°	-	12°		

MILLIMETEDS

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales