Single SPST Analog Switch

The NLAST4501 is an analog switch manufactured in sub-micron silicon-gate CMOS technology. It achieves very low R_{ON} while maintaining extremely low power dissipation. The device is a bilateral switch suitable for switching either analog or digital signals, which may vary from zero to full supply voltage.

The NLAST4501 is a low voltage, TTL (low threshold) compatible device, pin for pin compatible with the MAX4501.

The Enable pin is compatible with standard TTL level outputs when supply voltage is nominal 5.0 V. It is also over-voltage tolerant, making it a very useful logic level translator.

Features

- Guaranteed R_{ON} of 32 Ω at 5.5 V
- Low Power Dissipation: $I_{CC} = 2 \mu A$
- Low Threshold Enable pin TTL compatible at 5.0 V
- TTL version and pin for pin with NLAS4501
- Provides Voltage translation for many different voltage levels 3.3 to 5.0 V, Enable pin may go as high as +5.5 V 1.8 to 3.3 V 1.8 to 2.5 V
- Improved version of MAX4501 (at any voltage between 2 and 5.5 V)
- Chip Complexity: FETs = 11
- Pb–Free Packages are Available





Figure 1. Pinout (Top View)



ON Semiconductor®

http://onsemi.com



- (= Year
- W = Work Week
- = Pb–Free Package

 (Note: Microdot may be in either location)
*Date Code orientation and/or position and underbar may vary depending upon manufacturing location.

PIN ASSIGNMENT

Pin	Function
1	СОМ
2	NO
3	GND
4	ENABLE
5	V _{CC}

FUNCTION TABLE

State of Analog Switch
Off
On

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

	Symbol	Value	Unit	
Positive DC Supply Voltage	V _{CC}	-0.5 to +7.0	V	
Digital Input Voltage (Enable)		V _{IN}	-0.5 to +7.0	V
Analog Output Voltage (V_{NO} or V_{COM})	V _{IS}	-0.5 to V _{CC} $+0.5$	V
DC Current, Into or Out of Any Pin		۱ _{IK}	±20	mA
Storage Temperature Range		T _{STG}	-65 to +150	°C
Lead Temperature, 1 mm from Case	or 10 Seconds	ΤL	260	°C
Junction Temperature under Bias	Τ _J	+ 150	°C	
Thermal Resistance	SC70–5/SC–88A (Note 1) TSOP–5	θ_{JA}	350 230	°C/W
Power Dissipation in Still Air at 85°C	SC70–5/SC–88A TSOP–5	PD	150 200	mW
Moisture Sensitivity		MSL	Level 1	
Flammability Rating	Oxygen Index: 30% – 35%	F _R	UL 94 V-0 @ 0.125 in	
ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	V _{ESD}	> 2000 > 100 N/A	V
Latchup Performance	Above V_{CC} and Below GND at 85°C (Note 5)	I _{Latchup}	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22–C101–A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Min	Max	Unit
Positive DC Supply Voltage		V _{CC}	2.0	5.5	V
Digital Input Voltage (Enable)		V _{IN}	GND	5.5	V
Static or Dynamic Voltage Across an Off Switch		V _{IO}	GND	V _{CC}	V
Analog Input Voltage (NO, COM)		V _{IS}	GND	V _{CC}	V
Operating Temperature Range, All Package Types		Τ _Α	- 55	+ 125	°C
Input Rise or Fall Time, (Enable Input)	$\begin{array}{l} {\sf V}_{cc} = 3.3 \; {\sf V} \; \pm \; 0.3 \; {\sf V} \\ {\sf V}_{cc} = 5.0 \; {\sf V} \; \pm \; 0.5 \; {\sf V} \end{array}$	t _r , t _f	0 0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

				Guaranteed Max Limit			
Parameter	Condition	Symbol	V _{CC}	-55°C to 25°C	<85°C	<125°C	Unit
Minimum High-Level Input Voltage, Enable Inputs		V _{IH}	3.0 4.5 5.5	1.4 2.0 2.0	1.4 2.0 2.0	1.4 2.0 2.0	V
Maximum Low–Level Input Voltage, Enable Inputs		V _{IL}	3.0 4.5 5.5	0.53 0.8 0.8	0.53 0.8 0.8	0.53 0.8 0.8	V
Maximum Input Leakage Current, Enable Inputs	$V_{IN} = 5.5 V \text{ or GND}$	I _{IN}	0 V to 5.5 V	±0.1	±1.0	±1.0	μΑ
Maximum Quiescent Supply Current (per package)	Enable and VIS = V_{CC} or GND	I _{CC}	5.5	1.0	1.0	2.0	μΑ

DC ELECTRICAL CHARACTERISTICS – Analog Section

				Guaranteed Max Limit			
Parameter	Condition	Symbol	V _{CC}	-55°C to 25°C	<85°C	<125°C	Unit
Maximum ON Resistance (Figures 8 – 12)		R _{ON}	3.0 4.5 5.5	45 30 25	50 35 30	55 40 35	Ω
ON Resistance Flatness	$ \begin{array}{l} V_{IN} = V_{IH} \\ I_{IS}I = \ \leq \ 10.0 \ \text{mA} \\ V_{IS} = \ 1 \ \text{V}, \ 2 \ \text{V}, \ 3.5 \ \text{V} \end{array} $	R _{FLAT(ON)}	4.5	4	4	5	Ω
Off Leakage Current, Pin 2 (Figure 3)		I _{NO(OFF)}	5.5	1	10	100	nA
Off Leakage Current, Pin 1 (Figure 3)		I _{COM(OFF)}	5.5	1	10	100	nA

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

				Guaranteed Max Limit									
			v _{cc}	- 55	5°C to	25°C		<85°	С		<125°	С	
Parameter	Test Conditions	Symbol	(V)	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Turn-On Time	R_L = 300 Ω, C_L = 35 pF (Figures 4, 5, and 13)	t _{ON}	2.0 3.0 4.5 5.5		7.0 5.0 4.5 4.5	14 10 9 9			16 12 11 11			16 12 11 11	ns
Turn–Off Time	$R_L = 300 \ \Omega$, $C_L = 35 \ pF$ (Figures 4, 5, and 13)	toff	2.0 3.0 4.5 5.5		11.0 7.0 5.0 5.0	22 14 10 10			24 16 12 12			24 16 12 12	ns
					•	Туріса	al @ 2	5, VC(C = 5.0	V		•	•
Maximum Input Capacitance, Select Input Analog I/O (switch off) Common I/O (switch off) Feedthrough (switch on)		C _{IN} C _{NO or} C _{NC} C _{COM(OFF)} C _{COM(ON)}		8 10 10 20							pF		

			V _{CC}	Limit	
Parameter	Condition	Symbol	v	25°C	Unit
Maximum On–Channel –3dB Bandwidth or Minimum Frequency Response	$V_{IS} = 0 \text{ dBm}$ V_{IS} centered between V_{CC} and GND (Figures 6 and 14)	BW	3.0 4.5 5.5	190 200 220	MHz
Maximum Feedthrough On Loss	$V_{IS} = 0 \text{ dBm } @ 10 \text{ kHz}$ V_{IS} centered between V_{CC} and GND (Figure 6)	V _{ONL}	3.0 4.5 5.5	-2 -2 -2	dB
Off-Channel Isolation	f = 100 kHz; V_{IS} = 1 V RMS V_{IS} centered between V_{CC} and GND (Figures 6 and 15)	V _{ISO}	3.0 4.5 5.5	-93	dB
Charge Injection Enable Input to Common I/O		Q	3.0 5.5	1.5 3.0	pC
Total Harmonic Distortion THD + Noise	$\label{eq:FIS} \begin{array}{l} F_{IS} = 20 \text{ Hz to 1 MHz}, \ R_{L} = Rgen = 600 \ \Omega, \ C_{L} = 50 \ pF \\ V_{IS} = 3.0 \ V_{PP} \ sine wave \\ V_{IS} = 5.0 \ V_{PP} \ sine wave \end{array}$ (Figure 17)	THD	3.3 5.5	0.3 0.15	%







Figure 3. Switch Leakage vs. Temperature











Figure 5. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.

$$\begin{split} &V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V\text{OUT}}{V\text{IN}}\right) \text{ for } V_{\text{IN}} \text{ at } 100 \text{ kHz} \\ &V_{\text{ONL}} = \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V\text{OUT}}{V\text{IN}}\right) \text{ for } V_{\text{IN}} \text{ at } 100 \text{ kHz} \text{ to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

Figure 6. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}






Figure 7. Charge Injection: (Q)





Shift Over Frequency






Figure 16. Charge Injection vs. V_{COM}




Figure 17. THD vs. Frequency

ORDERING INFORMATION

		Device	Nomenclatu	ire			
Device	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package	Shipping [†]
NLAST4501DFT2				DE	T2	SC-88A/SOT-353/ SC70	
NLAST4501DFT2G	NL	AST	4501	DF	12	SC-88A/SOT-353/ SC70 (Pb-Free)	3000/Tape & Reel
NLAST4501DTT1						TSOP-5	
NLAST4501DTT1G				DT	T1	TSOP–5 (Pb–Free)	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

0

onsemi

DATE 11 APR 2023




SCALE 2:1

SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. 419A-01 DBSDLETE. NEW STANDARD 419A-02
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.



e

F1



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our
Pb-Free strategy and soldering details,
please download the DN Semiconductor
Soldering and Mounting Techniques
Reference Manual, SDLDERRM/D.

DIM	MILLIMETERS							
ויונע	MIN.	NDM.	MAX,					
A	0.80	0.95	1.10					
A1			0.10					
A3		0.20 REF						
b	0.10 0.20		0.30					
C	0.10		0,25					
D	1.80	2.00	5.20					
E	2.00	2.10	5.20					
E1	1.15	1.25	1.35					
e		0.65 BSI	C					
L	0.10	0.15	0.30					

GENERIC MARKING





*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

PIN 1. BASE PIN 1. ANODE PIN 1. ANODE 1 PIN 1. SOURCE 1 PIN 1. CATHODE 2. EMITTER 2. EMITTER 2. N/C 2. DRAIN 1/2 2. COMMON ANODE 3. BASE 3. BASE 3. ANODE 2 3. SOURCE 1 3. CATHODE 2 4. COLLECTOR 4. COLLECTOR 4. CATHODE 2 4. GATE 1 4. CATHODE 3 5. COLLECTOR 5. CATHODE 5. CATHODE 1 5. GATE 2 5. CATHODE 4 STYLE 6: STYLE 7: STYLE 8: STYLE 9: Note: Please refer to datasheet for style callout. If style type is not callout. If style type is not callout. If style type is not callout. Collector 3. EMITTER 1 3. BASE 3. N/C 3. ANODE 2 0. attinut the datasheet refer to the callout. If style type is not callout. If style type is not callout. Collector 4. COLLECTOR 2/BASE 1 5. COLLECTOR 4. BASE 4. ANODE out in the datasheet refer to the callout. If style type is not callout. Collector 5. COLLECTOR 2/BASE 1 5. COLLECTOR 5. EMITTER 5. ANODE out in the datasheet refer to the callout. If style type is not callout. Collector 6. COLLECTOR 2/BASE 1 5. COLLECTOR 5. EMITTER 5. ANODE datasheet pinout or pin assignment DOCUMENT NUMBER: 98ASB42984B	DESCRIPTION:	SC-88A (SC-70-	5/SOT-353)			PAGE 1 OF 1
2. EMITTER 2. EMITTER 2. N/C 2. DRAIN 1/2 2. COMMON ANODE 3. BASE 3. BASE 3. ANODE 2 3. SOURCE 1 3. CATHODE 2 4. COLLECTOR 4. COLLECTOR 4. CATHODE 2 4. GATE 1 4. CATHODE 3 5. COLLECTOR 5. CATHODE 5. CATHODE 1 5. GATE 2 5. CATHODE 4 STYLE 6: STYLE 7: STYLE 8: STYLE 9: Note: Please refer to datasheet for PIN 1. EMITTER 2 2. BASE 2 2. EMITTER 2. COLLECTOR 2. CATHODE 3. EMITTER 1 3. BASE 3. N/C 3. ANODE out in the datasheet refer to the cout in the datas	DOCUMENT NUMBER:	98ASB42984B				
2. EMITTER 2. EMITTER 2. N/C 2. DRAIN 1/2 2. COMMON ANODE 3. BASE 3. BASE 3. ANODE 2 3. SOURCE 1 3. CATHODE 2 4. COLLECTOR 4. COLLECTOR 4. CATHODE 2 4. GATE 1 4. CATHODE 3	PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR	PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR	PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE	PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE	style callout. If style t out in the datasheet i	ype is not called refer to the device
STYLE 1: STYLE 2: STYLE 3: STYLE 4: STYLE 5:	PIN 1. BASE 2. EMITTER 3. BASE 4. COLLECTOR	PIN 1. ANODE 2. EMITTER 3. BASE 4. COLLECTOR	PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2	PIN 1. SOURCE 1 2. DRAIN 1/2 3. SOURCE 1 4. GATE 1	PIN 1. CATHODE 2. COMMON ANOE 3. CATHODE 2 4. CATHODE 3	DE


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

XXX = Specific Device Code

M = Date Code = Pb-Free Package

⁽Note: Microdot may be in either location)





DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TSOP-5		PAGE 1 OF 1			
ON Semiconductor and a re trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

© Semiconductor Components Industries, LLC, 2018

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales