



LM3410, LM3410-Q1

SNVS541H-OCTOBER 2007-REVISED AUGUST 2016

Support &

Community

....

LM3410, LM3410-Q1 525-kHz and 1.6-MHz, Constant-Current Boost and SEPIC LED Driver With Internal Compensation

Technical

Documents

Sample &

Buy


Features 1

- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - **Device HBM ESD Classification Level 2**
 - Device CDM ESD Classification Level C6
- Space-Saving SOT-23 and WSON Packages
- Input Voltage From 2.7 V to 5.5 V
- Output Voltage From 3 V to 24 V
- 2.8-A (Typical) Switch Current Limit
- High Switching Frequency
 - 525 KHz (LM3410Y)
 - 1.6 MHz (LM3410X)
- 170-mΩ NMOS Switch
- 190-mV Internal Voltage Reference
- Internal Soft Start
- Current-Mode, PWM Operation
- Thermal Shutdown

2 Applications

- LED Backlight Current Sources
- Lilon Backlight OLED and HB LED Drivers
- Handheld Devices
- LED Flash Drivers
- Automotive Applications

Typical Boost Application Circuit



3 Description

Tools &

Software

The LM3410 and LM3410-Q1 constant current LED driver are a monolithic, high frequency, PWM DC-DC converter, available in 6-pin WSON, 8-pin MSOP-PowerPad[™], and 5-pin SOT-23 packages. With a minimum of external components the LM3410 and LM3410-Q1 are easy to use. It can drive 2.8-A (typical) peak currents with an internal $170 \text{-m}\Omega$ NMOS switch. Switching frequency is internally set to either 525 kHz or 1.6 MHz, allowing the use of extremely small surface mount inductors and chip capacitors. Even though the operating frequency is high, efficiencies up to 88% are easy to achieve. External shutdown is included, featuring an ultra-low standby current of 80 nA. The LM3410 and LM3410-Q1 use current-mode control and internal compensation to provide high-performance over a wide range of operating conditions. Additional features include PWM dimming, cycle-by-cycle current limit, and thermal shutdown.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	WSON (6)	3.00 mm × 3.00 mm	
LM3410, LM3410Q	MSOP-PowerPAD (8)	2.90 mm × 1.60 mm	
Line Hod	SOT-23 (5)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Efficiency (LM3410X)




Table of Contents

1	Feat	tures 1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 6
7	Deta	ailed Description 8
	7.1	Overview 8
	7.2	Functional Block Diagram 10
	7.3	Feature Description 10
	7.4	Device Functional Modes 10
8	Арр	lication and Implementation 11

	8.1	Application Information	44
	8.2	Typical Applications	19
9	Pow	er Supply Recommendations	31
10	Lay	out	32
	10.1	Layout Guidelines	32
	10.2	Layout Examples	32
	10.3	Thermal Considerations	33
11	Dev	ice and Documentation Support	40
	11.1	Device Support	40
	11.2	Documentation Support	41
	11.3	Related Links	41
	11.4	Receiving Notification of Documentation Updates	41
	11.5	Community Resources	41
	11.6	Trademarks	41
	11.7	Electrostatic Discharge Caution	41
	11.8	Glossary	41
12		hanical, Packaging, and Orderable mation	42

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (April 2013) to Revision H

•	Added Device Information table, ESD Ratings table, Thermal Information table, Detailed Description section, Feature Description section, Device Functional Modes section, Application and Implementation section, Typical Application section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Added AEC-Q100 Test Guidance bullets to Features	. 1
•	Changed R _{0JA} value for NGG package from 80°C/W : to 55.3°C/W	. 4
•	Changed R _{0JA} value for DGN package from 80°C/W : to 53.7°C/W	. 4
•	Changed R _{0JA} value for DBV package from 118°C/W : to 164.2°C/W	. 4
•	Changed R _{0JC(top)} value for NGG package from 18°C/W : to 65.9°C/W	. 4
•	Changed R _{0JC(top)} value for DGN package from 18°C/W : to 61.4°C/W	. 4
•	Changed $R_{\theta JC(top)}$ value for DBV package from 60°C/W : to 115.3°C/W	. 4

Changes from Revision F (May 2013) to Revision G

Changed layout of National Semiconductor Data Sheet to TI format
--

2




www.ti.com

Page

Page



5 Pin Configuration and Functions



Pin Functions

PIN							
NAME	WSON	MSOP- PowerPAD	SOT-23	I/O	DESCRIPTION		
AGND	5	6	—	—	Signal ground pin. Place the bottom resistor of the feedback network as close as possible to this pin and FB.		
DIM	3	4	4	I	Dimming and shutdown control input. Logic high enables operation. Duty Cycle from 0% to 100%. Do not allow this pin to float or be greater than $V_{\rm IN}$ + 0.3 V.		
FB	4	5	3	I	Feedback pin. Connect FB to external resistor to set output current.		
CNID	DAP	DAP	_	_	Die attach pad. Signal and Power ground. Connect to PGND and AGND on top layer. Place 4 to 6 vias from DAP to bottom layer GND plane.		
GND		_	2	_	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.		
NC	_	1, 8	_	—	No connection		
PGND	1	2	_	_	Power ground pin. Place PGND and output capacitor GND close together.		
SW	6	7	1	0	Output switch. Connect to the inductor, output diode.		
VIN	2	3	5	I	Supply voltage pin for power stage, and input supply voltage.		

LM3410, LM3410-Q1

SNVS541H-OCTOBER 2007-REVISED AUGUST 2016

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
Input voltage	VIN	N	-0.5	7	
	SW	V	-0.5	26.5	V
	FB		-0.5	3	v
	DIM	М	-0.5	7	
Operating juction temperature $^{(3)}$, T _J				150	°C
Storage temperature, T _{stg}			-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(3) Thermal shutdown occurs if the junction temperature exceeds the maximum junction temperature of the device.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	e model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ ±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Input voltage		2.7	5.5	V
V _{DIM}	DIM control input ⁽¹⁾		0	V _{IN}	V
V _{SW}	Switch output		3	24	V
TJ	Operating junction temperature		-40	125	°C
	Power dissipation (Internal)	SOT-23		400	mW

(1) Do not allow this pin to float or be greater than V_{IN} + 0.3 V.

6.4 Thermal Information

		LM				
	THERMAL METRIC ⁽¹⁾	NGG (WSON)	DGN (MSOP- PowerPAD)	DBV (SOT-23)	UNIT	
			6 PINS	8 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	0 LFPM Air Flow	55.3	53.7	164.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance		65.9	61.4	115.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		29.6	37.3	27	°C/W
ΨJT	Junction-to-top characterization parameter		1.1	7.1	12.8	°C/W
ΨЈВ	Junction-to-board characterization parameter		29.7	37	26.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		9.3	6.8	_	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



6.5 Electrical Characteristics

Typical values apply for $T_J = 25^{\circ}$ C; Minimum and maximum limits apply for $T_J = -40^{\circ}$ C to 125°C and $V_{IN} = 5$ V (unless otherwise noted). Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
V _{FB}	Feedback voltage		178	190	202	mV	
$\Delta V_{FB}/V_{IN}$	Feedback voltage line regulation	V _{IN} = 2.7 V to 5.5 V		0.06		%/V	
I _{FB}	Feedback input bias current			0.1	1	μA	
		LM3410X	1200	1600	2000		
f _{SW}	Switching frequency	LM3410Y	360	525	680	kHz	
D	Mandanana akaka anala	LM3410X	88%	92%			
D _{MAX}	Maximum duty cycle	LM3410Y	90%	95%			
D _{MIN}	M Colorador de la consta	LM3410X		5%			
	Minimum duty cycle	LM3410Y		2%			
D	Switch on resistance	MSOP and SOT-23		170	330	mΩ	
R _{DS(ON)}		WSON		190	350		
I _{CL}	Switch current limit		2.1	2.8		А	
SU	Start-up time			20		μs	
	Quiescent current (switching)	LM3410X, V _{FB} = 0.25 V		7	11	mA	
l _Q		LM3410Y, V _{FB} = 0.25 V		3.4	7		
	Quiescent current (shutdown)	All versions, V _{DIM} = 0 V		80		nA	
111/1 0	. La demochte de la checch	V _{IN} rising		2.3	2.65	۷	
UVLO	Undervoltage lockout	V _{IN} falling	1.7	1.9			
.,	Shutdown threshold voltage				0.4		
V _{DIM_H}	Enable threshold voltage		1.8			V	
I _{SW}	Switch leakage	V _{SW} = 24 V		1		μA	
I _{DIM}	Dimming pin current	Sink and source		100		nA	
T _{SD}	Thermal shutdown temperature (1)			165		°C	

(1) Thermal shutdown occurs if the junction temperature exceeds the maximum junction temperature of the device.


LM3410, LM3410-Q1

SNVS541H-OCTOBER 2007-REVISED AUGUST 2016



6.6 Typical Characteristics


All curves taken at $V_{IN} = 5$ V with the 50-mA boost configuration shown in Figure 18. $T_J = 25^{\circ}$ C, unless otherwise specified.



Copyright © 2007–2016, Texas Instruments Incorporated



Typical Characteristics (continued)



All curves taken at $V_{IN} = 5$ V with the 50-mA boost configuration shown in Figure 18. $T_J = 25^{\circ}$ C, unless otherwise specified.



7 Detailed Description

7.1 Overview

The LM3410 and LM3410-Q1 are a constant frequency PWM, boost regulator IC. It delivers a minimum of 2.1-A peak switch current. The device operates very similar to a voltage regulated boost converter except that the device regulates the output current that passes through LEDs. The current magnitude is set with a series resistor. The converter regulates to the feedback voltage (190 mV) created by the multiplication of the series resistor and the LED current. The regulator has a preset switching frequency of either 525 kHz or 1.6 MHz. This high frequency allows the LM3410 or LM3410-Q1 to operate with small surface mount capacitors and inductors, resulting in a DC-DC converter that requires a minimum amount of board space. The LM3410 and LM3410-Q1 are internally compensated and requires few external components, making usage simple. The LM3410 and LM3410-Q1 use current-mode control to regulate the LED current.

The LM3410 and LM3410-Q1 supply a regulated LED current by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this ON time, the SW pin voltage (V_{SW}) decreases to approximately GND, and the inductor current (I_L) increases with a linear slope. I_L is measured by the current sense amplifier, which generates an output proportional to the switch current. The sensed signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and reference voltage (V_{REF}). When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch OFF time, inductor current discharges through diode D1, which forces the SW pin to swing to the output voltage plus the forward voltage (V_D) of the diode. The regulator loop adjusts the duty cycle (D) to maintain a regulated LED current.




Figure 10. Simplified Boost Topology Schematic



Overview (continued)





Figure 11. Typical Waveforms



7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Current Limit

The LM3410 and LM3410-Q1 use cycle-by-cycle current limiting to protect the internal NMOS switch. This current limit does not protect the output from excessive current during an output short circuit. The input supply is connected to the output by the series connection of an inductor and a diode. If a short circuit is placed on the output, excessive current can damage both the inductor and diode.

7.3.2 DIM Pin and Shutdown Mode

The average LED current can be controlled using a PWM signal on the DIM pin. The duty cycle can be varied from 0 to 100%, to either increase or decrease LED brightness. PWM frequencies from 1 Hz to 25 kHz can be used. For controlling LED currents down to the μ A levels, it is best to use a PWM signal frequency from 200 to 1 kHz. The maximum LED current would be achieved using a 100% duty cycle, that is the DIM pin always high.

7.4 Device Functional Modes

7.4.1 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch does not turn on until the junction temperature drops to approximately 150°C.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

- 8.1.1 Boost Converter
- 8.1.1.1 Setting the LED Current




Figure 12. Setting I_{LED}

The LED current is set using the following equation:

$$\frac{V_{FB}}{R_{SET}} = I_{LED}$$

where

٠

R_{SET} is connected between the FB pin and GND.

8.1.1.2 LED-Drive Capability

When using the LM3410 or LM3410-Q1 in the typical application configuration, with LEDs stacked in series between the VOUT and FB pin, the maximum number of LEDs that can be placed in series is dependent on the maximum LED forward voltage (VF_{MAX}).

 $(VF_{MAX} \times N_{LEDs}) + 190 \text{ mV} < 24 \text{ V}$

When inserting a value for maximum VF_{MAX} the LED forward voltage variation over the operating temperature range must be considered.

8.1.1.3 Inductor Selection

The inductor value determines the input ripple current. Lower inductor values decrease the physical size of the inductor, but increase the input ripple current. An increase in the inductor value decreases the input ripple current.

Copyright © 2007–2016, Texas Instruments Incorporated

(2)

Application Information (continued)

(1)




Figure 13. Inductor Current

$$\frac{2\Delta i_{L}}{DT_{S}} = \left(\frac{V_{IN}}{L}\right)$$
$$\Delta i_{L} = \left(\frac{V_{IN}}{2L}\right) \times DT_{S}$$
(3)

The Duty Cycle (D) for a Boost converter can be approximated by using the ratio of output voltage (V_{OUT}) to input voltage (V_{IN}).

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{1}{1 - D}\right) = \frac{1}{D'}$$
(4)

Therefore:

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
⁽⁵⁾

Power losses due to the diode (D1) forward voltage drop, the voltage drop across the internal NMOS switch, the voltage drop across the inductor resistance (R_{DCR}) and switching losses must be included to calculate a more accurate duty cycle (see *Calculating Efficiency and Junction Temperature* for a detailed explanation). A more accurate formula for calculating the conversion ratio is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{\eta}{D'}$$

where

 η equals the efficiency of the device application.

Or:

$$\eta = \frac{V_{OUT} \times I_{LED}}{V_{IN} \times I_{IN}}$$

(7)

(6)



Application Information (continued)

Therefore:

$$D = \frac{V_{OUT} - \eta V_{IN}}{V_{OUT}}$$

Inductor ripple in a LED driver circuit can be greater than what would normally be allowed in a voltage regulator Boost and Sepic design. A good design practice is to allow the inductor to produce 20% to 50% ripple of maximum load. The increased ripple is unlikely to be a problem when illuminating LEDs.

From the previous equations, the inductor value is then obtained.

 $L = \left(\frac{V_{IN}}{2\Delta i_L}\right) \times DT_S$

where

$$1/T_s = f_{sw}$$

(9)

(10)

(8)

Ensure that the minimum current limit (2.1 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (Lpk I) in the inductor is calculated by Equation 10:

$$I_{Lpk} = I_{IN} + \Delta I_L \text{ or } I_{Lpk} = I_{OUT} / D' + \Delta I_L$$

When selecting an inductor, make sure that it is capable of supporting the peak input current without saturating. Inductor saturation results in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor only needs to be specified for the required maximum input current. For example, if the designed maximum input current is 1.5 A and the peak current is 1.75 A, then the inductor must be specified with a saturation current limit of >1.75 A. There is no need to specify the saturation or peak current of the inductor at the 2.8-A typical switch current limit.

Because of the operating frequency of the LM3410 and LM3410-Q1, ferrite based inductors are preferred to minimize core losses. This presents little restriction because the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (DCR) provides better operating efficiency. For recommended inductor value examples, see *Typical Applications*.

8.1.1.4 Input Capacitor

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). TI recommens an input capacitance from 2.2 μ F to 22 μ F depending on the application. The capacitor manufacturer specifically states the input voltage rating. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. At the operating frequencies of the LM3410 and LM3410-Q1, certain capacitors may have an ESL so large that the resulting impedance (2π fL) is higher than that required to provide stable operation. As a result, TI recommends surface mount capacitors. Multilayer ceramic capacitors (MLCC) are good choices for both input and output capacitors and have very low ESL. For MLCCs TI recommends use of X7R or X5R dielectrics. Consult the capacitor manufacturer's datasheet for rated capacitance variation over operating conditions.

8.1.1.5 Output Capacitor

The LM3410 and LM3410-Q1 operate at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output impedance therefore determines the maximum voltage perturbation. The output ripple of the converter is a function of the capacitor's reactance and its equivalent series resistance (ESR) (see Equation 11).

Copyright © 2007–2016, Texas Instruments Incorporated

NSTRUMENTS

FXAS

Application Information (continued)

$$\Delta V_{OUT} = \Delta i_{L} x R_{ESR} + \left(\frac{V_{OUT} x D}{2 x f_{SW} x R_{OUT} x C_{OUT}} \right)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple is approximately sinusoidal and 90° phase shifted from the switching action.

Given the availability and quality of MLCCs and the expected output voltage of designs using the LM3410 or LM3410-Q1, there no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise couples through parasitic capacitances in the inductor to the output. A ceramic capacitor bypasses this noise while a tantalum does not. Because the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications requires a minimum at 0.47 μ F of output capacitance. Like the input capacitor, TI recommends X7R or X5R as multilayer ceramic capacitors. Again, verify actual capacitance at the desired operating voltage and temperature.

8.1.1.6 Diode

The diode (D1) conducts during the switch off time. TI recommends Schottky diode for its fast switching times and low forward voltage drop. The diode must be chosen so that its current rating is greater than:

 $I_{D1} \ge I_{OUT}$

The reverse breakdown rating of the diode must be at least the maximum output voltage plus appropriate margin.

8.1.1.7 Output Overvoltage Protection

A simple circuit consisting of an external Zener diode can be implemented to protect the output and the LM3410 or LM3410-Q1 device from an overvoltage fault condition. If an LED fails open, or is connected backwards, an output open circuit condition occurs. No current is conducted through the LEDs, and the feedback node equals zero volts. The LM3410 or LM3410-Q1 reacts to this fault by increasing the duty cycle, thinking the LED current has dropped. A simple circuit that protects the device is shown in Figure 14.

Zener diode D2 and resistor R3 is placed from V_{OUT} in parallel with the string of LEDs. If the output voltage exceeds the breakdown voltage of the Zener diode, current is drawn through the Zener diode, R3 and sense resistor R1. Once the voltage across R1 and R3 equals the feedback voltage of 190 mV, the LM3410 and LM3410-Q1 limits their duty cycle. No damage occurs to the device, the LEDs, or the Zener diode. Once the fault is corrected, the application will work as intended.

(11)

(12)



Application Information (continued)





Figure 14. Overvoltage Protection Circuit

8.1.2 SEPIC Converter

The LM3410 or LM3410-Q1 can easily be converted into a SEPIC converter. A SEPIC converter has the ability to regulate an output voltage that is either larger or smaller in magnitude than the input voltage. Other converters have this ability as well (CUK and Buck-Boost), but usually create an output voltage that is opposite in polarity to the input voltage. This topology is a perfect fit for Lithium Ion battery applications where the input voltage for a single cell Li-Ion battery varies from 2.7 V to 4.5 V and the output voltage is somewhere in between. Most of the analysis of the LM3410 Boost Converter is applicable to the LM3410 SEPIC Converter.



Application Information (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 15. HB or OLED SEPIC Converter Schematic

8.1.2.1 SEPIC Equations

SEPIC Conversion ratio without loss elements:

$$\frac{V_{OUT}}{V_{IN}} = \frac{D}{D'}$$
(13)

Therefore:

$$D = \frac{V_{OUT}}{V_{OUT} + V_{IN}}$$
(14)

Small ripple approximation:

In a well-designed SEPIC converter, the output voltage, and input voltage ripple, the inductor ripple I_{L1} and I_{L2} is small in comparison to the DC magnitude. Therefore it is a safe approximation to assume a DC value for these components. The main objective of the Steady State Analysis is to determine the steady state duty cycle, voltage and current stresses on all components, and proper values for all components.

In a steady-state converter, the net volt-seconds across an inductor after one cycle equals zero. Also, the charge into a capacitor equals the charge out of a capacitor in one cycle.

Therefore:

$$I_{L2} = \left(\frac{D'}{D}\right) \times I_{L1}$$

and
$$I_{L2} = \left(\frac{D}{D'}\right) \times I_{LED}$$

(15)




(16)

Application Information (continued)

Substituting IL1 into IL2

$$I_{L2} = I_{LED}$$

The average inductor current of L2 is the average output load.





Applying Charge balance on C1:

$$V_{C3} = \frac{D'(V_{OUT})}{D}$$
(17)

Because there are no DC voltages across either inductor, and capacitor C3 is connected to Vin through L1 at one end, or to ground through L2 on the other end, we can say that

$$V_{C3} = V_{IN}$$
(18)

Therefore:

$$V_{IN} = \frac{D'(V_{OUT})}{D}$$
(19)

This verifies the original conversion ratio equation.


It is important to remember that the internal switch current is equal to I_{L1} and I_{L2} during the D interval. Design the converter so that the minimum ensured peak switch current limit (2.1 A) is not exceeded.

ISTRUMENTS

EXAS

Application Information (continued)

8.1.2.2 Steady State Analysis with Loss Elements



Copyright © 2016, Texas Instruments Incorporated



8.1.2.2.1 Details

Using inductor volt-second balance and capacitor charge balance, the following equations are derived:

 $I_{L2} = (I_{LED})$ (20)and

$$I_{L1} = (I_{LED}) \times (D/D')$$

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{D}{D}\right) \left(\frac{1}{\left(1 + V_{D} - R_{L2}\right) + \left(D\right)(R_{ON}) + \left(D^{2}\right)(R_{L1})}\right)$$
(21)

$$\left(\left(\frac{1}{V_{\text{OUT}}} + \frac{1}{R} \right) + \left(\frac{1}{D^2} \right) \left(\frac{1}{R} \right) + \left(\frac{1}{D^2} \right) \left(\frac{1}{R} \right) \right)$$
(22)

$$R_{OUT} = \frac{V_{OUT}}{I_{LED}}$$
(23)

Therefore:

$$\eta = \left(\frac{1}{\left(1 + \frac{V_{D}}{V_{OUT}} + \frac{R_{L2}}{R_{OUT}}\right) + \left(\frac{D}{D^{\prime 2}}\right)\left(\frac{R_{ON}}{R_{OUT}}\right) + \left(\frac{D^{2}}{D^{\prime 2}}\right)\left(\frac{R_{L1}}{R_{OUT}}\right)}\right)$$
(24)

All variables are known except for the duty cycle (D). A guadratic equation is needed to solve for D. A less accurate method of determining the duty cycle is to assume efficiency, and calculate the duty cycle.

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{D}{1 - D}\right) \times \eta$$
(25)



Application Information (continued)

$$\mathsf{D} = \left(\frac{\mathsf{V}_{\mathsf{OUT}}}{(\mathsf{V}_{\mathsf{IN}} \ge \eta) + \mathsf{V}_{\mathsf{OUT}}}\right)$$


(26)

Table 1. Efficiencies for Typical SEPIC Applications

EXA	MPLE 1	EXAN	IPLE 2	EXAMPLE 3		
V _{IN}	2.7 V	V _{IN}	3.3 V	V _{IN}	5 V	
V _{OUT}	3.1 V	V _{OUT}	3.1 V	V _{OUT}	3.1 V	
I _{IN}	770 mA	I _{IN}	600 mA	I _{IN}	375 mA	
I _{LED}	500 mA	I _{LED}	500 mA	I _{LED}	500 mA	
η	75%	η	80%	η	83%	

8.2 Typical Applications

8.2.1 Low Input Voltage, 1.6-MHz, 3 to 5 White LED Output at 50-mA Boost Converter



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Boost Schematic

8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

PARAMETER	EXAMPLE VALUE	
V _{IN}	2.7 V to 5.5 V	
I _{LED}	50 mA	
V _{OUT}	14.6 V (four 3.6-V LEDs in series plus 190 mV)	
R _D	8 Ω (dynamic resistance of 4 LEDs in series)	
Δl _{Lp-p}	100 mA (maximum)	
ΔV _{OUTp-p}	250 mV (maximum)	

Table 2. Design Parameters

8.2.1.2 Detailed Design Procedure

This design procedure uses the worst-case minimum input voltage and a nominal 4 LED series load for calculations.

8.2.1.2.1 Set the LED Current (R₁)

Rearranging the LED current equation the current sense resistor R_1 can be found using Equation 27.

LM3410, LM3410-Q1 SNVS541H-OCTOBER 2007-REVISED AUGUST 2016

 $R_1 = \frac{V_{FB}}{I_{LED}} = \frac{190mV}{50mA} = 3.8\Omega$

20 Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated

3.8 Ω is not a standard value so a standard value of **R**₁ = 3.83 Ω is chosen.

8.2.1.2.2 Calculate Maximum Duty Cycle (D_{MAX})

The maximum duty cycle is required for calculating the inductor value and the minimum output capacitance. Assuming an approximate conversion efficiency (η) of 90% D_{MAX} is calculated using Equation 28.

$$D_{MAX} = \frac{V_{OUT} - \eta \times V_{IN(min)}}{V_{OUT}} = \frac{14.6V - 0.9 \times 2.7V}{14.6V} = 0.834$$
(28)

8.2.1.2.3 Calculate the Inductor Value (L₁)

Using the maximum duty cycle, the minimum input voltage, and the maximum inductor ripple current (Δi_{Lp-p}) the minimum inductor value to achieve the maximum ripple current is calculated using Equation 29.

$$L_{1} = \left(\frac{V_{\text{IN}(\text{min})} \times D_{\text{MAX}} \times T_{\text{S}}}{2 \times \Delta i_{\text{L-PP}}}\right) = \left(\frac{2.7V \times 0.834 \times 625\text{ns}}{2 \times 100\text{mA}}\right) = 7.04\mu\text{H}$$
⁽²⁹⁾

To ensure the maximum inductor ripple current requirement is met with a 20% inductor tolerance an inductor value of $L_1 = 10 \ \mu$ H is selected.

8.2.1.2.4 Calculate the Output Capacitor (C₂)

To maintain a maximum of 250-mV output voltage ripple the dynamic resistance of the LED stack (R_D) must be used. Assuming a ceramic capacitor is used so the ESR can be neglected this minimum amount of capacitance can be found using Equation 30.

$$C_2 \ge \frac{V_{OUT} \times D_{MAX}}{2 \times f_{SW} \times R_D \times V_{OUT}} = \frac{14.6V \times 0.834}{2 \times 1.6MHz \times 8\Omega \times 14.6V} = 1.9\mu F$$
(30)

1.9 μ F is not a standard value so a value of C₂ = 2.2 μ F is selected.

8.2.1.2.5 Input Capacitor (C₁) and Schottky Diode (D₁)

TI recommends an input capacitor from 2.2 μ F to 22 μ F. This is a relatively low power design optimized for a small footprint. For a good balance of input filtering and small size a 6.3-V capacitor with a value of C₁ = 10 μ F is selected. The output voltage with a 5 LED load is over 18 V and the reverse voltage of the schottky diode must be greater than this voltage. To give some headroom to avoid reverse breakdown and to maintain small size and reliability the diode selected is D₁ = 30 V, 500 mA.


TEXAS INSTRUMENTS

www.ti.com


(27)



8.2.1.3 Application Curves



8.2.2 LM3410X SOT-23: 5 × 1206 Series LED String Application



Copyright © 2016, Texas Instruments Incorporated

Figure 21. LM3410X (1.6 MHz) 5 × 3.3-V LED String Application Diagram

8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.


PARAMETER	EXAMPLE VALUE
V _{IN}	2.7 V to 5.5 V
I _{LED}	≊50 mA
V _{OUT}	≊16.5 V (five 3.3-V LEDs in series)



Table	4.	Part	Values
-------	----	------	--------

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	2.2 μF, 25 V, X5R
D1, Catch diode	0.4-V _f Schottky 500 mA, 30 V _R
L1	10 μH, 1.2 A
R1	4.02 Ω, 1%
R2	100 kΩ, 1%
LEDs	SMD-1206, 50 mA, V _f ≊ 3.6 V

8.2.3 LM3410Y SOT-23: 5 × 1206 Series LED String Application



Copyright © 2016, Texas Instruments Incorporated

Figure 22. LM3410Y (525 kHz) 5 × 3.3-V LED String Application Diagram

8.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 5 as the input parameters.

Table 5. Design Parameters


PARAMETER	EXAMPLE VALUE	
V _{IN}	2.7 V to 5.5 V	
I _{LED}	≊50 mA	
V _{OUT}	≊16.5 V (five 3.3-V LEDs in series)	

Table 6. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	2.2 μF, 25 V, X5R
D1, Catch diode	0.4-V _f Schottky 500 mA, 30 V _R
L1	15 μΗ, 1.2 Α
R1	4.02 Ω, 1%
R2	100 kΩ, 1%
LEDs	SMD-1206, 50 mA, V _f ≊ 3.6 V



8.2.4 LM3410X WSON: 7 × 5 LED Strings Backlighting Application



Copyright © 2016, Texas Instruments Incorporated

Figure 23. LM3410X (1.6 MHz) 7 × 5 × 3.3-V LEDs Backlighting Application Diagram

8.2.4.1 Design Requirements

For this design example, use the parameters listed in Table 7 as the input parameters.


Table 7. Design Parameters

PARAMETER	EXAMPLE VALUE	
V _{IN}	2.7 V to 5.5 V	
I _{LED}	≊25 mA	
V _{OUT}	≊16.7 V (seven strings of five 3.3-V LEDs in series)	

Table 8. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	4.7 μF, 25 V, X5R
D1, Catch Diode	0.4-V _f Schottky 500 mA, 30 V _R
L1	8.2 μH, 2 A
R1	1.15 Ω, 1%
R2	100 kΩ, 1%
LEDs	SMD-1206, 50 mA, V _f ≊ 3.6 V

8.2.5 LM3410X WSON: 3 × HB LED String Application



Copyright © 2016, Texas Instruments Incorporated

Figure 24. LM3410X (1.6 MHz) 3 × 3.4-V LED String Application Diagram

8.2.5.1 Design Requirements

For this design example, use the parameters listed in Table 9 as the input parameters.

Table 9. Design Parameters


PARAMETER	EXAMPLE VALUE	
V _{IN}	2.7 V to 5.5 V	
I _{LED}	≊340 mA	
V _{OUT}	≊11 V (three 3.4-V LEDs in series)	

Table 10. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	2.2 μF, 25 V, X5R
D1, Catch diode	0.4-V _f Schottky 500 mA, 30 V _R
L1	10 μH, 1.2 A
R1	1 Ω, 1%
R2	100 kΩ, 1%
R3	1.5 Ω, 1%
HB – LEDs	340 mA, V _f ≈ 3.6 V



8.2.6 LM3410Y SOT-23: 5 × 1206 Series LED String Application With OVP



Copyright © 2016, Texas Instruments Incorporated

Figure 25. LM3410Y (525 kHz) 5 × 3.3-V LED String Application With OVP Diagram

8.2.6.1 Design Requirements

For this design example, use the parameters listed in Table 11 as the input parameters.


Table 11. Design Parameters

PARAMETER	EXAMPLE VALUE	
V _{IN}	2.7 V to 5.5 V	
I _{LED}	≊50 mA	
V _{OUT}	≊16.5 V (five 3.3-V LEDs in series)	

Table 12. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	2.2 μF, 25 V, X5R
D1, Catch diode	0.4-V _f Schottky 500 mA, 30 V _R
D2	18 V Zener diode
L1	15 μΗ, 0.7 Α
R1	4.02 Ω, 1%
R2	100 kΩ, 1%
R3	100 Ω, 1%
LEDs	SMD-1206, 50 mA, V _f ≊ 3.6 V

8.2.7 LM3410X SEPIC WSON: HB or OLED Illumination Application



Copyright © 2016, Texas Instruments Incorporated

Figure 26. LM3410X (1.6 MHz) HB or OLED Illumination Application Diagram

8.2.7.1 Design Requirements

For this design example, use the parameters listed in Table 13 as the input parameters.

Table 13. Design Parameters


PARAMETER	EXAMPLE VALUE
V _{IN}	2.7 V to 5.5 V
I _{LED}	≊300 mA
V _{OUT}	≊3.8 V

Table 14. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	10 μF, 6.3 V, X5R
C3	2.2 μF, 25 V, X5R
D1, Catch diode	0.4-V _f Schottky 1 A, 20 V _R
L1 and L2	4.7 μΗ, 3 Α
R1	665 mΩ, 1%
R2	100 kΩ, 1%
HB – LEDs	350 mA, V _f ≊ 3.6 V



8.2.8 LM3410X WSON: Boost Flash Application



Copyright © 2016, Texas Instruments Incorporated

Figure 27. LM3410X (1.6 MHz) Boost Flash Application Diagram

8.2.8.1 Design Requirements

For this design example, use the parameters listed in Table 15 as the input parameters.


Table 15. Design Parameters

PARAMETER	EXAMPLE VALUE
V _{IN}	2.7 V to 5.5 V
I _{LED}	≊1 A (pulse)
V _{OUT}	≊8 V

Table 16. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	10 μF, 16 V, X5R
D1, Catch diode	0.4-V _f Schottky 500 mA, 30 V _R
L1	4.7 μΗ, 3 Α
R1	200 mΩ, 1%
LEDs	500 mA, V _f ≊ 3.6 V, I _{PULSE} = 1 A

8.2.9 LM3410X SOT-23: 5 × 1206 Series LED String Application With V_{IN} > 5.5 V



Copyright © 2016, Texas Instruments Incorporated

Figure 28. LM3410X (1.6 MHz) 5 × 1206 Series LED String Application With V_{IN} > 5.5 V Diagram

8.2.9.1 Design Requirements

For this design example, use the parameters listed in Table 17 as the input parameters.

Table 17. Design Parameters


PARAMETER	EXAMPLE VALUE
V _{PWR}	9 V to 14 V
I _{LED}	≊50 mA
V _{OUT}	≊16.5 V (five 3.3-V LEDs in series)

Table 18. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input V _{PWR} capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	2.2 μF, 25 V, X5R
C3, Input V _{IN} capacitor	0.1 μF, 6.3 V, X5R
D1, Catch diode	0.43-V _f Schottky 500 mA, 30 V _R
D2	3.3 V Zener, SOT-23
L1	10 μH, 1.2 A
R1	4.02 Ω, 1%
R2	100 kΩ, 1%
R3	576 Ω, 1%
LEDs	SMD-1206, 50 mA, V _f ≊ 3.6 V







Copyright © 2016, Texas Instruments Incorporated

Figure 29. LM3410X (1.6 MHz) Camera Flash or Strobe Circuit Application Diagram

8.2.10.1 Design Requirements

For this design example, use the parameters listed in Table 19 as the input parameters.

Table 19. Design Parameters


PARAMETER	EXAMPLE VALUE
V _{IN}	2.7 V to 5.5 V
I _{LED}	≊1.5 A (flash)
V _{OUT}	≊7.5 V

Table 20. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	220 μF, 10 V, tantalum
C3 capacitor	10 μF, 16 V, X5R
D1, Catch diode	0.43-V _f Schottky 1 A, 20 V _R
L1	3.3 μH, 2.7 A
R1	1 Ω, 1%
R2	37.4 kΩ, 1%
R3	100 kΩ, 1%
R4	0.15 Ω, 1%
Q1 and Q2	30 V, I _D = 3.9 A
LEDs	SMD-1206, 50 mA, $V_f \approx 3.6$ V, $I_{PULSE} = 1.5$ A

Copyright © 2007-2016, Texas Instruments Incorporated

8.2.11 LM3410X SOT-23: 5 × 1206 Series LED String Application With VIN and VPWR Rail > 5.5 V



Copyright © 2016, Texas Instruments Incorporated

Figure 30. LM3410X (1.6 MHz) 5 \times 1206 Series LED String Application With V_{IN} and V_{PWR} Rail > 5.5 V Diagram

8.2.11.1 Design Requirements

For this design example, use the parameters listed in Table 21 as the input parameters.

Table 21. Design Parameters


PARAMETER	EXAMPLE VALUE
V _{PWR}	9 V to 14 V
V _{IN}	2.7 V to 5.5 V
I _{LED}	≊50 mA
V _{OUT}	≊16.5 V (five 3.3-V LEDs in series)

Table 22. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input V _{PWR} capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	2.2 μF, 25 V, X5R
C3, Input V _{IN} capacitor	0.1 μF, 6.3 V, X5R
D1, Catch diode	0.43-V _f Schottky 500 mA, 30 V _R
L1	10 μH, 1.2 A
R1	4.02 Ω, 1%
R2	100 kΩ, 1%
LEDs	SMD-1206, 50 mA, V _f ≊ 3.6 V



8.2.12 LM3410X WSON: Boot-Strap Circuit to Extend Battery Life



Copyright © 2016, Texas Instruments Incorporated



8.2.12.1 Design Requirements

V_{IN}

 I_{LED}

For this design example, use the parameters listed in Table 3 as the input parameters.

≊300 mA

Table 23. Design Farameters	
PARAMETER	EXAMPLE VALUE
	1.9 V to 5.5 V
	>2.3 V (typical) for start-up

Table 23. Design Parameters

Table 24. Part Values

PART	VALUE
U1	2.8-A I _{SW} LED Driver
C1, Input V _{PWR} capacitor	10 μF, 6.3 V, X5R
C2, Output capacitor	10 μF, 6.3 V, X5R
C3, Input V _{IN} capacitor	0.1 μF, 6.3 V, X5R
D1, Catch diode	0.43-V _f Schottky 1 A, 20 V _R
D2 and D3	Dual small signal Schottky
L1 and L2	3.3 μH, 3 A
R1	665 mΩ, 1%
R3	100 kΩ, 1%
HB – LEDs	350 mA, V _f ≊ 3.4 V

9 Power Supply Recommendations

Any DC output power supply may be used provided it has a high enough voltage and current range for the particular application required.

Copyright © 2007-2016, Texas Instruments Incorporated




10 Layout

10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing a boost converter layout is the close coupling of the GND connections of the C_{OUT} capacitor and the PGND pin. The GND ends must be close to one another and be connected to the GND plane with at least two vias. There must be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and the FB trace must be kept short to avoid noise pickup and inaccurate regulation. The R_{SET} feedback resistor must be placed as close as possible to the IC, with the AGND of R_{SET} (R1) placed as close as possible to the AGND of the IC. Radiated noise can be decreased by choosing a shielded inductor. The remaining components must also be placed as close as possible to the IC. See *AN-1229 SIMPLE SWITCHER® PCB Layout Guidelins* (SNVA054) for further considerations and the LM3410 demo board as an example of a four-layer layout.

For certain high power applications, the PCB land may be modified to a *dog bone* shape (see Figure 33). Increasing the size of ground plane and adding thermal vias can reduce the $R_{\theta JA}$ for the application.

10.2 Layout Examples







Figure 32. Boost PCB Layout Guidelines

Figure 33. PCB Dog Bone Layout



The layout guidelines described for the LM3410 boost-converter are applicable to the SEPIC OLED Converter. This is a proper PCB layout for a SEPIC Converter.

Figure 34. HB or OLED SEPIC PCB Layout



10.3 Thermal Considerations

10.3.1 Design

When designing for thermal performance, many variables must be considered, such as ambient temperature, airflow, external components, and PCB design.

The surrounding maximum air temperature is fairly explanatory. As the temperature increases, the junction temperature increases. This may not be linear though. As the surrounding air temperature increases, resistances of semiconductors, wires and traces increase. This decreases the efficiency of the application, and more power is converted into heat, and increases the silicon junction temperatures further.

Forced air can drastically reduce the device junction temperature. Air flow reduces the hot spots within a design. Warm airflow is often much better than a lower ambient temperature with no airflow.

Choose components that are efficient, and the mutual heating between devices can be reduced.

The PCB design is a very important step in the thermal design procedure. The LM3410 and LM3410-Q1 are available in three package options (6-pin WSON, 8-pin MSOP, and 5-pin SOT-23). The options are electrically the same, but there are differences between the package sizes and thermal performances. The WSON and MSOP have thermal die attach pads (DAP) attached to the bottom of the packages, and are therefore capable of dissipating more heat than the SOT-23 package. It is important that the customer choose the correct package for the application. A detailed thermal design procedure has been included in this data sheet. This procedure helps determine which package is correct, and common applications are analyzed.

There is one significant thermal PCB layout design consideration that contradicts a proper electrical PCB layout design consideration. This contradiction is the placement of external components that dissipate heat. The greatest external heat contributor is the external Schottky diode. Increasing the distance between the LM3410 or LM3410-Q1 and the Schottky diode may reduce the mutual heating effect. This, however, creates electrical performance issues. It is important to keep the device, the output capacitor, and Schottky diode physically close to each other (see *Layout Guidelines*). The electrical design considerations outweigh the thermal considerations. Other factors that influence thermal performance are thermal vias, copper weight, and number of board layers.

Heat energy is transferred from regions of high temperature to regions of low temperature via three basic mechanisms: radiation, conduction and convection. *Conduction* and *convection* are the dominant heat transfer mechanism in most applications.

The data sheet values for each packages thermal impedances are given to allow comparison of the thermal performance of one package against another. To achieve a comparison between packages, all other variables must be held constant in the comparison (PCB size, copper weight, thermal vias, power dissipation, V_{IN} , V_{OUT} , load current, and others). This provides indication of package performance, but it would be a mistake to use these values to calculate the actual junction temperature in an application.

10.3.2 LM3410 and LM3410-Q1 Thermal Models


Heat is dissipated from the LM3410, LM3410-Q1, and other devices. The external loss elements include the Schottky diode, inductor, and loads. All loss elements mutually increase the heat on the PCB, and therefore increase each other's temperatures.

LM3410, LM3410-Q1

SNVS541H-OCTOBER 2007-REVISED AUGUST 2016



Thermal Considerations (continued)








Figure 36. Associated Thermal Model



Thermal Considerations (continued)

10.3.3 Calculating Efficiency and Junction Temperature

Use Equation 31 to calculate $R_{\theta JA}$.

$$R_{\theta JA} = \frac{T_J - T_A}{P_{Dissipation}}$$

LM3410, LM3410-Q1 SNVS541H-OCTOBER 2007-REVISED AUGUST 2016

(31)

A common error when calculating R_{AJA} is to assume that the package is the only variable to consider.

Other variables are:

- Input voltage, output voltage, output current, R_{DS(ON)}
- Ambient temperature and air flow
- Internal and external components' power dissipation
- Package thermal limitations
- · PCB variables (copper weight, thermal vias, and component placement)

Another common error when calculating junction temperature is to assume that the top case temperature is the proper temperature when calculating $R_{\theta,JC}$. $R_{\theta,JC}$ represents the thermal impedance of all six sides of a package, not just the top side. This document refers to a thermal impedance called $R_{\Psi,JC}$. $R_{\Psi,JC}$ represents a thermal impedance associated with just the top case temperature. This allows for the calculation of the junction temperature with a thermal sensor connected to the top case.

The complete LM3410 and LM3410-Q1 boost converter efficiency can be calculated using Equation 32.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

or
$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}}$$

where

P_{LOSS} is the sum of two types of losses in the converter, switching and conduction (32)

Conduction losses usually dominate at higher output loads, where as switching losses remain relatively fixed and dominate at lower output loads.

To calculate losses in the LM3410 or LM3410-Q1 device, use Equation 33.

 $\mathsf{P}_{\mathsf{LOSS}} = \mathsf{P}_{\mathsf{COND}} + \mathsf{P}_{\mathsf{SW}} + \mathsf{P}_{\mathsf{Q}}$

where

P_Q = quiescent operating power loss

Conversion ratio of the boost converter with conduction loss elements inserted is calculated with Equation 34.

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{D'} \left(1 - \frac{D' \times V_D}{V_{IN}} \right) \left(\frac{1}{1 + \frac{R_{DCR} + (D \times R_{DSON})}{D'^2 R_{OUT}}} \right)$$

where

R_{DCR} is the Inductor series resistance

(34)

(33)

Thermal Considerations (continued)

$$R_{OUT} = \frac{V_{OUT}}{I_{LED}}$$
(35)

If the loss elements are reduced to zero, the conversion ratio simplifies to Equation 36.

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{D'}$$
(36)

$$\frac{V_{OUT}}{V_{IN}} = \frac{\eta}{D'}$$
(37)

Therefore:

$$\eta = D' \frac{V_{OUT}}{V_{IN}} = \left(\frac{1 - \frac{D' \times V_D}{V_{IN}}}{1 + \frac{R_{DCR} + (D \times R_{DSON})}{D'^2 R_{OUT}}} \right)$$
(38)

Only calculations for determining the most significant power losses are discussed. Other losses totaling less than 2% are not discussed.

A simple efficiency calculation that takes into account the conduction losses is Equation 39.

The diode, NMOS switch, and inductor (DCR) losses are included in this calculation. Setting any loss element to zero simplifies the equation.

V_D is the forward voltage drop across the Schottky diode. It can be obtained from *Electrical Characteristics*.

Conduction losses in the diode are calculated with Equation 40.

 $\eta \approx \left| \frac{1 - \frac{\nu \times v_{D}}{V_{IN}}}{1 + \frac{R_{DCR} + (D \times R_{DSON})}{{n'^{2}P}}} \right|$

$$P_{\text{DIODE}} = V_{\text{D}} \times I_{\text{LED}}$$

Depending on the duty cycle, this can be the single most significant power loss in the circuit. Choose a diode that has a low forward voltage drop. Another concern with diode selection is reverse leakage current. Depending on the ambient temperature and the reverse voltage across the diode, the current being drawn from the output to the NMOS switch during time (D) could be significant, this may increase losses internal to the LM3410 or LM3410-Q1 and reduce the overall efficiency of the application. See the Schottky diode manufacturer's data sheets for reverse leakage specifications.

Another significant external power loss is the conduction loss in the input inductor. The power loss within the inductor can be simplified to Equation 41,

$$\mathsf{P}_{\mathsf{IND}} = \mathsf{I}_{\mathsf{IN}}^2 \mathsf{R}_{\mathsf{DCR}}$$

Or Equation 42.

36

Copyright © 2007-2016, Texas Instruments Incorporated

ISTRUMENTS

(41)

(39)




Thermal Considerations (continued)

$$\mathsf{P}_{\mathsf{IND}} = \left(\frac{\mathsf{I}_{\mathsf{O}}^2 \mathsf{R}_{\mathsf{DCR}}}{\mathsf{D}'}\right) \tag{42}$$

The LM3410 and LM3410-Q1 conduction loss is mainly associated with the internal power switch.

 $P_{COND-NFET} = I^2_{SW-rms} \times R_{DS(ON)} \times D$





$$Isw - rms = I_{IND} \sqrt{D} \times \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i}{I_{IND}}\right)^2} \approx I_{IND} \sqrt{D}$$
(44)

(small ripple approximation)

$$P_{COND-NFET} = I_{IN}^2 \times R_{DS(ON)} \times D$$

Or

$$P_{\text{COND-NFET}} = \left(\frac{I_{\text{LED}}}{D}\right)^2 x R_{\text{DSON}} x D$$

(46)

(45)

(43)

The value for $R_{DS(ON)}$ must be equal to the resistance at the desired junction temperature for analyzation. As an example, at 125°C and $R_{DS(ON)} = 250 \text{ m}\Omega$ (See *Typical Characteristics* for value).

Switching losses are also associated with the internal power switch. They occur during the switch ON and OFF transition periods, where voltages and currents overlap resulting in power loss.

The simplest means to determine this loss is empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.

$P_{SWR} = 1/2 (V_{OUT} \times I_{IN} \times f_{SW} \times t_{RISE})$	(47)
$P_{SWF} = 1/2 (V_{OUT} \times I_{IN} \times f_{SW} \times t_{FALL})$	(48)
$P_{SW} = P_{SWR} + P_{SWF}$	(49)

V _{IN} (V)	V _{OUT} (V)	t _{RISE} (ns)	t _{FALL} (ns)
3	5	6	4
5	12	6	5
3	12	8	7
5	18	10	8

Table 25. Typical Switch-Node Rise and Fall Times

LM3410, LM3410-Q1

SNVS541H-OCTOBER 2007-REVISED AUGUST 2016



www.ti.com

(50)

(51)

10.3.3.1 Quiescent Power Losses

 I_Q is the quiescent operating current, and is typically around 1.5 mA.

$$P_Q = I_Q \times V_{IN}$$

10.3.3.2 R_{SET} Power Losses

 R_{SET} power loss is calculated with Equation 51.

$$\mathsf{P}_{\mathsf{RSET}} = \frac{\mathsf{V_{FB}}^2}{\mathsf{R}_{\mathsf{SET}}}$$

10.3.4 Example Efficiency Calculation

Operating Conditions:5 × 3.3-V LEDs + 190 mV_{REF} \approx 16.7 V

Table 26. Operating Conditions

•	9						
PARAMETER	VALUE						
V _{IN}	3.3 V						
V _{OUT}	16.7 V						
I _{LED}	50 mA						
V _D	0.45 V						
f _{SW}	1.6 MHz						
IQ	3 mA						
t _{RISE}	10 ns						
t _{FALL}	10 ns						
R _{DS(ON)}	225 mΩ						
L _{DCR}	75 mΩ						
D	0.82						
I _{IN}	0.31 A						

 $\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{IND} + P_{Q} = P_{LOSS}$

(52)

(53)
(54)
(55)
(56)
(57)
(58)
(59)
(60)
(61)
(62)
(63)

(64)

(65)

VALUE LOSS PARAMETER LOSS VALUE PARAMETER V_{IN} 3.3 V VOUT 16.7 V 50 mA POUT 825 W ILED V_D 0.45 V 23 mW $\mathsf{P}_{\mathsf{DIODE}}$ f_{SW} 1.6 MHz _ ____ P_{SWR} ΙQ 10 ns 40 mW 10 ns 40 mW PSWF t_{RISE} 3 mA P_Q 10 mW lQ $225 \text{ m}\Omega$ $\mathsf{P}_{\mathsf{COND}}$ 17 mW R_{DS(ON)} $75 \text{ m}\Omega$ $\mathsf{P}_{\mathsf{IND}}$ 7 mW LDCR 0.82 D 85% 137 mW P_{LOSS} η

Table 27. Total Power Losses

 $P_{INTERNAL} = P_{COND} + P_{SW} = 107 \text{ mW}$

10.3.5 Calculating $R_{\theta JA}$ and $R_{\Psi JC}$

$$R_{\theta JA} = \frac{T_J - T_A}{P_{\text{Dissipation}}} : R_{\Psi JC} = \frac{T_J - T_{\text{Case}}}{P_{\text{Dissipation}}}$$

We now know the internal power dissipation, and we are trying to keep the junction temperature at or below 125°C. The next step is to calculate the value for $R_{\theta JA}$ or $R_{\Psi JC}$. This is actually very simple to accomplish, and necessary for determining the correct package option for a given application.

The LM3410 and LM3410-Q1 have a thermal shutdown comparator. When the silicon reaches a temperature of 165°C, the device shuts down until the temperature drops to 150°C. From this, it is possible calculate the R_{0JA} or the R_{Ψ JC} of a specific application. Because the junction to top case thermal impedance is much lower than the thermal impedance of junction to ambient air, the error in calculating R_{Ψ JC} is lower than for R_{0JA}. However, a small thermocouple needs to be attached onto the top case of the device to obtain the R_{Ψ JC} value.

Knowing the temperature of the silicon when the device shuts down provides three of the four variables. After calculating the thermal impedance, working backwards with the junction temperature set to 125°C, the maximum ambient air temperature to keep the silicon below 125°C can be calculated.

Procedure:

Place the application into a thermal chamber. Dissipate enough power in the device to obtain an accurate thermal impedance value.

Raise the ambient air temperature until the device goes into thermal shutdown. Record the temperatures of the ambient air and the top case temperature of the device. Calculate the thermal impedances.

Example from previous calculations (SOT-23 Package):

$P_{INTERNAL} = 107 \text{ mW}$ T_A at shutdown = 155°C T_C at shutdown = 159°C	(66) (67) (68)
$R_{\theta JA} = \frac{T_J - T_A}{P_{Dissipation}} : R_{\Psi JC} = \frac{T_J - T_{Case-Top}}{P_{Dissipation}}$	(69)
$R_{\theta JA} \text{ SOT-23} = 93^{\circ}\text{C/W}$ $R_{\Psi JC} \text{ SOT-23} = 56^{\circ}\text{C/W}$	(03) (70) (71)

LM3410, LM3410-Q1 SNVS541H-OCTOBER 2007-REVISED AUGUST 2016

TEXAS INSTRUMENTS

www.ti.com

Typical WSON and MSOP typical applications produces $R_{\theta JA}$ numbers from 53.7°C/W to 55.3°C/W, and $R_{\theta JC}$ varies from 61.4°C/W to 65.9°C/W. These values are for PCBs with two and four layer boards with 0.5 oz copper, and four to six thermal vias to bottom side ground plane under the DAP. The thermal impedances calculated above are higher due to the small amount of power being dissipated within the device.

$\label{eq:NOTE} \begin{array}{l} \textbf{NOTE} \\ \textbf{To use these procedures it is important to dissipate an amount of power within the device that indicates a true thermal impedance value. If a very small internal dissipated value is used, the resulting thermal impedance calculated is abnormally high, and subject to error. Figure 38 shows the nonlinear relationship of internal power dissipation vs <math display="inline">R_{\theta JA}. \end{array}$




Figure 38. $R_{\theta JA}$ vs Internal Dissipation

For 5-pin SOT-23 package typical applications, $R_{\theta JA}$ numbers range from 164.2°C/W, and $R_{\theta JC}$ varies from 115.3°C/W. These values are for PCBs with two and four layer boards with 0.5 oz copper, with two to four thermal vias from GND pin to bottom layer.

Using typical thermal impedances and an ambient temperature maximum of 75°C, if the design requires more dissipation than 400 mW internal to the device, or there is 750 mW of total power loss in the application, TI recommends using the 6-pin WSON or the 8-pin MSOP-PowerPad package with the exposed DAP.

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Radiation Electromagnetic transfer of heat between masses at different temperatures.

Conduction Transfer of heat through a solid medium.

Convection Transfer of heat through the medium of a fluid; typically air.

R_{0JA} Thermal impedance from silicon junction to ambient air temperature.

 $R_{\theta JA}$ is the sum of smaller thermal impedances (see Figure 35 and Figure 36). Capacitors within the model represent delays that are present from the time that power and its associated heat is increased or decreased from steady state in one medium until the time that the heat increase or decrease reaches steady state in the another medium.

R_{0JC} Thermal impedance from silicon junction to device case temperature.



Device Support (continued)

 $C_{\theta JC}$ Thermal Delay from silicon junction to device case temperature.

 $C_{\theta CA}$ Thermal Delay from device case to ambient air temperature.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following: *AN-1229 SIMPLE SWITCHER[®] PCB Layout Guidelins* (SNVA054)

11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM3410	Click here	Click here	Click here	Click here	Click here
LM3410-Q1	Click here	Click here	Click here	Click here	Click here

Table 28. Related Links

11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.6 Trademarks

PowerPad, E2E are trademarks of Texas Instruments. SIMPLE SWITCHER is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2007–2016, Texas Instruments Incorporated

LM3410, LM3410-Q1

SNVS541H-OCTOBER 2007-REVISED AUGUST 2016



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3410XMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSVB	Samples
LM3410XMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSVB	Samples
LM3410XMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSVB	Samples
LM3410XMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSXB	Samples
LM3410XMYE/NOPB	ACTIVE	HVSSOP	DGN	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSXB	Samples
LM3410XMYX/NOPB	ACTIVE	HVSSOP	DGN	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSXB	Samples
LM3410XQMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SXUB	Samples
LM3410XSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3410X	Samples
LM3410XSDE/NOPB	ACTIVE	WSON	NGG	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3410X	Samples
LM3410XSDX/NOPB	ACTIVE	WSON	NGG	6	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3410X	Samples
LM3410YMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSZB	Samples
LM3410YMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSZB	Samples
LM3410YMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SSZB	Samples
LM3410YMY/NOPB	ACTIVE	HVSSOP	DGN	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	STAB	Samples
LM3410YMYE/NOPB	ACTIVE	HVSSOP	DGN	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	STAB	Samples
LM3410YMYX/NOPB	ACTIVE	HVSSOP	DGN	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	STAB	Samples
LM3410YQMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SXXB	Samples
LM3410YQMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SXXB	Samples
LM3410YSD/NOPB	ACTIVE	WSON	NGG	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3410Y	Samples
LM3410YSDE/NOPB	ACTIVE	WSON	NGG	6	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3410Y	Samples



10-Dec-2020

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM3410, LM3410-Q1 :

Catalog: LM3410

• Automotive: LM3410-Q1

NOTE: Qualified Version Definitions:



10-Dec-2020


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

Texas

NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3410XMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410XMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410XMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410XMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3410XMYE/NOPB	HVSSOP	DGN	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3410XMYX/NOPB	HVSSOP	DGN	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3410XQMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410XSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM3410XSDE/NOPB	WSON	NGG	6	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM3410XSDX/NOPB	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM3410YMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410YMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410YMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410YMY/NOPB	HVSSOP	DGN	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3410YMYE/NOPB	HVSSOP	DGN	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3410YMYX/NOPB	HVSSOP	DGN	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com


9-Aug-2022

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3410YQMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410YQMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM3410YSD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM3410YSDE/NOPB	WSON	NGG	6	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

9-Aug-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3410XMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM3410XMFE/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0
LM3410XMFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM3410XMY/NOPB	HVSSOP	DGN	8	1000	208.0	191.0	35.0
LM3410XMYE/NOPB	HVSSOP	DGN	8	250	208.0	191.0	35.0
LM3410XMYX/NOPB	HVSSOP	DGN	8	3500	367.0	367.0	35.0
LM3410XQMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM3410XSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
LM3410XSDE/NOPB	WSON	NGG	6	250	208.0	191.0	35.0
LM3410XSDX/NOPB	WSON	NGG	6	4500	367.0	367.0	35.0
LM3410YMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM3410YMFE/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0
LM3410YMFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LM3410YMY/NOPB	HVSSOP	DGN	8	1000	208.0	191.0	35.0
LM3410YMYE/NOPB	HVSSOP	DGN	8	250	208.0	191.0	35.0
LM3410YMYX/NOPB	HVSSOP	DGN	8	3500	367.0	367.0	35.0
LM3410YQMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LM3410YQMFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0



9-Aug-2022


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3410YSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
LM3410YSDE/NOPB	WSON	NGG	6	250	208.0	191.0	35.0

PACKAGE OUTLINE

DGN0008A

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.




DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.This drawing is subject to change without notice.Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NGG0006A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated