

**8-Bit, 35 MSPS,  
High Speed D/A Converter (TTL Input)**

January 1998

**NOT RECOMMENDED FOR NEW DESIGNS**  
 See HI1171
**Features**

- Resolution ..... 8-Bit
- High Speed Operation ..... 35MHz (Maximum Conversion Speed)
- Non-Linearity ..... Less Than  $\pm\frac{1}{2}$  LSB
- Low Glitch
- TTL Compatible Input
- Power Supply
  - Single ..... +5V
  - Dual .....  $\pm 5V$
- Low Power Consumption
  - +5V Single Power Supply (Typ) ..... 200mW
  - $\pm 5V$  Dual Power Supply (Typ) ..... 400mW
- Direct Replacement for the Sony CXA1106


**Description**


The HI1106 is an 8-bit, 35MHz, high-speed D/A converter IC. Summing type current for the upper 2 bits and ladder type resistance for the lower 6 bits, ensures a low power consumption of 200mW (single power supply).

This IC is suitable for digital TVs, graphic displays and other applications.

**Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI1106JCB	-20 to 75	24 Ld SOIC	M24.2-S
HI1106JCP	-20 to 75	24 Ld PDIP	E24.4-S

**Pinout**

**Functional Block Diagram****Pin Descriptions**

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1	V <sub>REF</sub>	AGND1 (2) — V <sub>EE</sub> (23) — AGND2 (1)	Internal Reference Voltage Output pin 1.2V (Typ). An external pull down resistance is necessary. For reference see Notes on Application 1.
2	AGND1		Set to Analog V <sub>CC</sub> for signal power supply and to Analog GND for dual power supply. Connect to AGND2 and use.
3	AGND2		Connect to AGND1.
4	AOUT	AGND2 (3) — R <sub>O</sub> — V <sub>EE</sub> (23)	Analog Output pin.
5	DGND2		Set to Digital V <sub>CC</sub> for signal power supply and to Digital GND for dual power supply.
6	V <sub>CC</sub>		Digital V <sub>CC</sub> .
7	DGND1		Digital GND.

**Pin Descriptions** (Continued)

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
8	NC		No Connect.
9	CLK		Clock Input pin.
10, 12, 15 - 20	D7, D6, D5 - D0		Digital Input pin. D1 to MSB, D8 to LSB
11, 13, 14	NC		No Connect
21, 22	NC		Connect to AGND or $V_{EE}$ .
23	$V_{EE}$		Set to Analog GND for single power supply and to $V_{EE}$ for dual power supply.
24	$V_{SET}$		Bias Input pin. Normally set $V_{SET} - V_{EE}$ to 0.84V. For reference see Notes on Application 1.

NOTE: See the Application Circuit for reference.

**Absolute Maximum Ratings**  $T_A = 25^\circ\text{C}$ 

Supply Voltage	
$V_{CC}$ - DGND <sub>1</sub> . . . . .	.0V to 6V
$V_{EE}$ - AGND <sub>1</sub> , AGND <sub>2</sub> . . . . .	-6V to 0V
DGND <sub>2</sub> - DGND <sub>1</sub> . . . . .	.0V to 6V
Digital Input Voltage	
$V_I$ . . . . .	DGND <sub>1</sub> - 0.3V to $V_{CC}$ + 0.3V
$V_{CLK}$ . . . . .	DGND <sub>1</sub> - 0.3V to $V_{CC}$ + 0.3V
Input Voltage ( $V_{SET}$ Pin), $V_{SET}$ . . . . .	$V_{EE}$ - 0.3V to $V_{EE}$ + 2.7V
Output Current ( $V_{REF}$ Pin), $I_{REF}$ . . . . .	-5mA to 0mA

**Thermal Information**

Thermal Resistance (Typical, Note 2)		$\theta_{JA}$ ( $^\circ\text{C/W}$ )
PDIP Package . . . . .		90
SOIC Package . . . . .		90
Maximum Power Dissipation, $P_D$ . . . . .		1.27W
Maximum Junction Temperature (Plastic Package) . . . . .		150 $^\circ\text{C}$
Maximum Storage Temperature Range, $T_{STG}$ . . . . .		-55 $^\circ\text{C}$ to 150 $^\circ\text{C}$
Maximum Lead Temperature (Soldering 10s) . . . . .		300 $^\circ\text{C}$
(SOIC - Lead Tips Only)		

**Recommended Operating Conditions**

SINGLE POWER SUPPLY	MIN	TYP	MAX	DUAL POWER SUPPLY	MIN	TYP	MAX
Supply Voltage				Supply Voltage			
$V_{CC}$ , DGND <sub>2</sub> , AGND <sub>1</sub> , AGND <sub>2</sub> . . . . .	4.75V	5V	5.25V	$V_{CC}$ . . . . .	4.75V	5V	5.25V
DGND <sub>2</sub> - AGND <sub>1</sub> , DGND <sub>2</sub> - AGND <sub>2</sub> . . . . .	-0.2V	0V	0.2V	$V_{EE}$ . . . . .	-5.5V	5V	-4.75V
AGND <sub>1</sub> - AGND <sub>2</sub> . . . . .	-0.1V	0V	0.1V	DGND <sub>2</sub> - AGND <sub>1</sub> , DGND <sub>2</sub> - AGND <sub>2</sub> . . . . .	-0.2V	0V	-0.2V
Digital Input Voltage				AGND <sub>1</sub> - AGND <sub>2</sub> . . . . .	-0.1V	0V	0.1V
H Level, $V_{IH}$ , $V_{CLKH}$ . . . . .	2.0V	-	$V_{CC}$	Digital Input Voltage			
L Level, $V_{IL}$ , $V_{CLKL}$ . . . . .	DGND <sub>1</sub>	-	1V	H Level, $V_{IH}$ , $V_{CLKH}$ . . . . .	2.0V	-	$V_{CC}$
$V_{SET}$ Input Voltage, $V_{SET}$ . . . . .	0.70V	0.84V	1V	L Level, $V_{IL}$ , $V_{CLKL}$ . . . . .	DGND <sub>1</sub>	-	1V
$V_{REF}$ Pin Current, $I_{REF}$ . . . . .	-3.0mA	-	-0.4mA	$V_{SET}$ Input Voltage, $V_{SET}$ . . . . .	-4.30V	-4.16V	-4.00V
Clock Pulse Width (Note 1)				$V_{REF}$ Pin Current, $I_{REF}$ . . . . .	-3mA	-	-0.4mA
$t_{PW1}$ . . . . .	10ns	-	-	Clock Pulse Width			
$t_{PW0}$ . . . . .	10ns	-	-	$t_{PW1}$ . . . . .	10ns	-	-
Temperature Range, $T_{OPR}$ . . . . .	-20 $^\circ\text{C}$ to 75 $^\circ\text{C}$			$t_{PW0}$ . . . . .	10ns	-	-

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1. See Figure 6 in the Timing Diagram.
2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \text{DGND}_2 = \text{AGND}_1 = \text{AGND}_2 = 5\text{V}$ ,  $\text{DGND}_1 = V_{EE} = 0\text{V}$ ,  $V_{SET} = 0.84\text{V}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SINGLE POWER SUPPLY</b>					
Resolution, n		-	8	-	Bit
Maximum Conversion Speed, $f_{MAX}$	$R_L > 10\text{k}\Omega$ , $C_L < 20\text{pF}$	35	-	-	MHz
Linearity Error, $EL$	$R_L > 10\text{k}\Omega$	-0.5	-	0.5	LSB
Differential Linearity Error, $ED$		-0.5	-	0.5	LSB
Full Scale Output Voltage, $V_{FS}$	$R_L > 10\text{k}\Omega$	0.9	1.0	1.1	V
Offset Voltage (Note 2), $V_{OS}$	$R_L > 10\text{k}\Omega$	0	4	10	mV
Output Resistance, $R_O$		290	350	410	$\Omega$
Power Supply Current, $I_{CC}$	$R_L > 10\text{k}\Omega$ , $I_{REF} = -400\mu\text{A}$	32	40	48	mA
Digital Input Current					
H Level, $I_{IH}$		0	-	5	$\mu\text{A}$
L Level, $I_{IL}$		-400	-	0	$\mu\text{A}$
$V_{SET}$ Input Current, $I_{SET}$		-3	-	0	$\mu\text{A}$
Internal Reference Output Voltage, $V_{REF}$	$I_{REF} = -400\mu\text{A}$	1.17	1.25	1.33	V
Accuracy Output Voltage Range, $V_{OC}$	$R_L > 10\text{k}\Omega$	0.5	1.0	1.50	V
Set-Up Time, $t_S$		10	-	-	ns
Hold Time, $t_H$		2	-	-	ns
Propagation Delay Time, $t_{PD}$	$R_L > 10\text{k}\Omega$	-	11	-	ns
Glitch Energy, $GE$	$R_L > 10\text{k}\Omega$ , $f_{CLK} = 1\text{MHz}$ , Digital Lamp Output	-	30	-	pV/s

## NOTE:

3.  $V_{OS} = \text{AGND}_2 - V_{255}$  ( $V_{255}$  is the output voltage when full input is at high level).

**Electrical Specifications**  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ , DGND1 = DGND2 = AGND1 = AGND2 = 0V,  $V_{EE} = -5\text{V}$ ,  $V_{SET} - V_{EE} = 0.84\text{V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DUAL POWER SUPPLY</b>					
Resolution, n		-	8	-	Bit
Maximum Conversion Speed, $f_{MAX}$	$R_L > 10\text{k}\Omega$ , $C_L < 20\text{pF}$	35	-	-	MHz
Linearity Error, EL	$R_L > 10\text{k}\Omega$	-0.5	-	0.5	LSB
Differential Linearity Error, DNL		-0.5	-	0.5	LSB
Full Scale Output Voltage, $V_{FS}$	$R_L > 10\text{k}\Omega$	0.9	1.0	1.1	V
Offset Voltage, $V_{OS}$	$R_L > 10\text{k}\Omega$	0	4	10	mV
Output Resistance, $R_O$		290	350	410	$\Omega$
Power Supply Current	$I_{CC}$ $R_L > 10\text{k}\Omega$ , $I_{REF} = -400\mu\text{A}$	24	30	36	mA
$I_{EE}$		40	50	60	mA
Digital Input Current					
H Level, $I_{IH}$		0	-	5	$\mu\text{A}$
L Level, $I_{IL}$		-400	-	0	$\mu\text{A}$
$V_{SET}$ Input Current, $I_{SET}$		-3	-	0	$\mu\text{A}$
Internal Reference Output Voltage, $V_{REF}$	$I_{REF} = -400\mu\text{A}$	-3.83	-3.75	-3.67	V
Accuracy Output Voltage Range, $V_{OC}$	$R_L > 10\text{k}\Omega$	0.5	1.0	1.50	V
Set-Up Time, $t_S$		10	-	-	ns
Hold Time, $t_H$		2	-	-	ns
Propagation Delay Time, $t_{PD}$	$R_L > 10\text{k}\Omega$	-	11	-	ns
Glitch Energy, GE	$R_L > 10\text{k}\Omega$ , $f_{CLK} = 1\text{MHz}$ Digital Lamp Output	-	30	-	pV/s

**INPUT/OUTPUT CODE TABLE**  
(When Output Full Scale Voltage at 1.00V)

INPUT CODE								OUTPUT VOLTAGE (SINGLE SUPPLY)	OUTPUT VOLTAGE (DUAL SUPPLY)
MSB	LSB								
1	1	1	1	1	1	1	1	$V_{CC}$	-0V
1	0	0	0	0	0	0	0	$V_{CC} - 0.5\text{V}$	-0.5V
0	0	0	0	0	0	0	0	$V_{CC} - 1\text{V}$	-1V


***Test Circuits***

FIGURE 1. DC CHARACTERISTICS




FIGURE 2. MAXIMUM CONVERSION SPEED


***Test Circuits*** (Continued)

FIGURE 3. SET-UP TIME AND HOLD TIME




FIGURE 4. GLITCH AREA