

## Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

## **Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

## **Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



# 8-Mbit (512K Words × 16-Bit) Static RAM with Error-Correcting Code (ECC)

#### **Features**

- High speed□ t<sub>AA</sub> = 10 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
  □ I<sub>CC</sub> = 90-mA typical at 100 MHz
  □ I<sub>SB2</sub> = 20-mA typical
- Operating voltage range: 2.2 V to 3.6 V.
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Available in Pb-free 44-pin TSOP II and Pb-free 48-ball FBGA packages

## **Functional Description**

CY7C1051H is a high-performance CMOS fast static RAM device with embedded  ${\sf ECC}^{[1]}$ .

To access device, assert the chip enable  $(\overline{\text{CE}})$  input LOW. To perform data writes, assert the Write Enable (WE) input LOW, and provide the data and address on the device data pins (I/O<sub>0</sub> through I/O<sub>15</sub>) and address pins (A<sub>0</sub> through A<sub>18</sub>) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

To perform data reads, assert the Output Enable (OE) input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$  through I/O $_{15}$ ). You can perform byte accesses by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), or control signals are de-asserted ( $\overline{\text{OE}}$ ,  $\overline{\text{BLE}}$ ,  $\overline{\text{BHE}}$ ).

See the Truth Table on page 13 for a complete description of read and write modes.

The logic block diagrams are provided on page 2.

The CY7C1051H is available in 44-pin TSOP II package.

For a complete list of related documentation, click here.

## **Product Portfolio**

					Current Co		onsumption		
Product	Features and Options (see Pin Configurations	Range	V <sub>CC</sub> Range	Speed	Operating	Operating I <sub>CC</sub> , (mA)		Inna (mA)	
Floudet	on page 4)	ixaliye	(V)	(ns)	f = f <sub>max</sub>		Standby, I <sub>SB2</sub> (mA)		
					<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	
CY7C1051H30	Single chip enables	Industrial	2.2 V-3.6 V	10	90	110	20	30	


#### Notes

1. This device does not support automatic write-back on error detection.

2. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 3 \text{ V}$  (for a  $V_{CC}$  range of 2.2 V –3.6 V)  $T_A = 25 \,^{\circ}C$ .



## Logic Block Diagram - CY7C1051H





## **Contents**

Pin Configurations	4
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	6
Thermal Resistance	6
AC Test Loads and Waveforms	<del>6</del>
Data Retention Characteristics	7
Data Retention Waveform	7
AC Switching Characteristics	8
Switching Waveforms	g
Truth Table	
Ordering Information	14
Ordering Code Definitions	

Package Diagram	15
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19



## **Pin Configurations**

Figure 1. 44-pin TSOP II pinout





Figure 2. 48-ball FBGA pinout (Top View)





## **Maximum Ratings**

DC input voltage <sup>[3]</sup>	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

## **Operating Range**

Grade	Ambient Temperature	V <sub>cc</sub>	
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

## **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Develope	Dage		Took Condition	_		Unit		
Parameter	Desc	cription	Test Condition	Min	Typ <sup>[4]</sup>	Max	Unit	
V <sub>OH</sub>	Output	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA		2.0	-	_	V
	HIGH voltage	2.7 V to 3.0 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.2	-	_	
		3.0 V to 3.6 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	-	_	
V <sub>OL</sub>		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		_	-	0.4	V
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	-	0.4	
V <sub>IH</sub> <sup>[3]</sup>	Input HIGH	2.2 V to 2.7 V		2.0	_	V <sub>CC</sub> + 0.3	V	
	voltage	2.7 V to 3.6 V			2.0	_	V <sub>CC</sub> + 0.3	
V <sub>IL</sub> [3]	Input LOW voltage	2.2 V to 2.7 V			-0.3	_	0.6	V
		2.7 V to 3.6 V			-0.3	-	0.8	
I <sub>IX</sub>	Input leakage	e current	$GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0	μΑ
I <sub>OZ</sub>	Output leaka	ge current	$GND \le V_{OUT} \le V_{CC}$ , Outpu	t disabled	-1.0	_	+1.0	μΑ
I <sub>CC</sub>	Operating su	pply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA,	f = 100 MHz	_	90.0	110.0	mA
			CMOS levels					
I <sub>SB1</sub>		E power down	Max V <sub>CC</sub> , <del>CE</del> ≥ V <sub>IH</sub> <sup>[4]</sup> ,		_	-	40.0	mA
	current – TTL inputs		$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$					
I <sub>SB2</sub>			Max $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.2 V^{[5]}$ ,		_	20.0	30.0	mA
	current – CM	ioo iripuis	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le$					

#### Notes

- 3.  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.
- 4. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.
- 5. This parameter is guaranteed by design and is not tested.

Document Number: 002-03314 Rev. \*D



## Capacitance


Parameter [6]	Description	Test Conditions	44-pin TSOP II	48-ball VFBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = V_{CC(typ)}$	10	10	pF
C <sub>OUT</sub>	I/O capacitance		10	10	pF

## **Thermal Resistance**

Parameter [6]	Description	Test Conditions	44-pin TSOP II	48-ball VFBGA	Unit
$\Theta_{\sf JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	66.93	31.50	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		13.09	15.75	°C/W

## **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [7]



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
$V_{TH}$	1.5	V
V <sub>HIGH</sub>	3	V

#### Notes

Document Number: 002-03314 Rev. \*D

 <sup>6.</sup> Tested initially and after any design or process changes that may affect these parameters.
 7. Full-device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC(min)</sub> and 100-μs wait time after V<sub>CC</sub> stabilizes to its operational value.




## **Data Retention Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention	_	1.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 V^{[8]},$ $V_{IN} \ge V_{CC} - 0.2 V \text{ or } V_{IN} \le 0.2 V$	_	30.0	mA
t <sub>CDR</sub> <sup>[8]</sup>	Chip deselect to data retention time	_	0	_	ns
t <sub>R</sub> <sup>[8, 9]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10.0	_	ns

## **Data Retention Waveform**

Figure 4. Data Retention Waveform



<sup>8.</sup> This parameter is guaranteed by design and is not tested.
9. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



## **AC Switching Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter [10]	Description	10	ns	Unit
Parameter [13]	Description	Min	Max	Unit
Read Cycle				
t <sub>POWER</sub>	V <sub>CC</sub> (stable) to the first access <sup>[11, 12]</sup>	100.0	-	μs
t <sub>RC</sub>	Read cycle time	10.0	-	ns
t <sub>AA</sub>	Address to data valid	_	10.0	ns
t <sub>OHA</sub>	Data hold from address change	3.0	ı	ns
t <sub>ACE</sub>	CE LOW to data valid	_	10.0	ns
t <sub>DOE</sub>	OE LOW to data valid	_	5.0	ns
t <sub>LZOE</sub>	OE LOW to low Z [13, 14, 15]	0	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z [13, 14, 15]	_	5.0	ns
t <sub>LZCE</sub>	CE LOW to low Z <sup>13, 14, 15]</sup>	3.0	-	ns
t <sub>HZCE</sub>	CE HIGH to high Z [13, 14, 15]	_	5.0	ns
t <sub>PU</sub>	CE LOW to power-up [12]	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down [12]	_	10.0	ns
t <sub>DBE</sub>	Byte enable to data valid	_	5.0	ns
t <sub>LZBE</sub>	Byte enable to low Z <sup>[13, 14]</sup>	0	-	ns
t <sub>HZBE</sub>	Byte disable to high Z <sup>[13, 14]</sup>	_	6.0	ns
Write Cycle [16,	17]			
t <sub>WC</sub>	Write cycle time	10.0	-	ns
t <sub>SCE</sub>	CE LOW to write end	7.0	-	ns
t <sub>AW</sub>	Address setup to write end	7.0	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	7.0	-	ns
t <sub>SD</sub>	Data setup to write end	5.0	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [13, 14, 15]	3.0		ns
t <sub>HZWE</sub>	WE LOW to high Z [13, 14, 15]	_	5.0	ns
t <sub>BW</sub>	Byte Enable to write end	7.0	_	ns

#### Notes

- 10. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$ V). Test conditions for the read cycle use the output loading, shown in part (a) of Figure 3 on page 6, unless specified otherwise.
- 11. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at stable V<sub>CC</sub> until the first memory access is performed.
- 12. These parameters are guaranteed by design and are not tested.
- 13. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, and t<sub>HZEE</sub> are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 3 on page 6. Hi-Z, Lo-Z transition is measured ±200 mV from steady state
- 14. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.
- 15. Tested initially and after any design or process changes that may affect these parameters.

  16. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates
- 17. The minimum write pulse width for Write Cycle No. 2 (WE Controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

Document Number: 002-03314 Rev. \*D



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 of CY7C1051H (Address Transition Controlled) [18, 19]





Figure 6. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled) [19, 20]



- 18. The device is continuously selected,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both  $= V_{IL}$ .
- 19. WE is HIGH for read cycle.
  20. Address valid prior to or coincident with CE LOW transition.



## Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (CE Controlled) [21, 22]





Figure 8. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [21, 22, 23]




- 21. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub> and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 22. Data I/O is in high-impedance state if  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ , or  $\overline{\text{OE}} = \text{V}_{\text{IH}}$  or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = \text{V}_{\text{IH}}$ . 23. The minimum write cycle pulse width should be equal to sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ . 24. During this period the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE controlled) [25, 26]




<sup>25.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub> and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

<sup>26.</sup> Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 27. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 10. Write Cycle No. 4 (BLE or BHE Controlled) [28, 29]



<sup>28.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>29.</sup> Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>30.</sup> During this period, the I/Os are in output state. Do not apply input signals.



## **Truth Table**


CE	OE	WE	BLE	ВНЕ	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	X <sup>[31]</sup>	X <sup>[31]</sup>	X <sup>[31]</sup>	X <sup>[31]</sup>	High-Z	High-Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	High-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	High-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Х	High-Z	High-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High-Z	High-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



## **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	Operating Range
10	2.2 V-3.6 V	CY7C1051H30-10ZSXI	51-85087	44-pin TSOP II	Single Chip Enable	Industrial
		CY7C1051H30-10ZSXIT				
		CY7C1051H30-10BVXI	51-85150	48-ball VFBGA		


## **Ordering Code Definitions**





## **Package Diagram**

Figure 11. 44-pin TSOP II (18.4 × 10.2 × 1.194 mm) Package Outline, 51-85087




51-85087 \*F



## Package Diagram (continued)

Figure 12. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150



		DIMENSIONS			
SYMBOL	MIN.	NOM.	MAX.		
Α			1.00		
A1	0.16	-	-		
A2	-	•	0.81		
D		8.00 BSC			
E		6.00 BSC			
D1		5.25 BSC			
E1		3.75 BSC			
MD		8			
ME		6			
n		48			
Øь	0.25	0.30	0.35		
eE		0.75 BSC			
eD		0.75 BSC			
SD		0.375 BSC			
SE		0.375 BSC	0.375 BSC		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. @REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MO" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
   SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
   IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MO X ME.



7. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,  $"SD" = eD/2 \ AND \ "SE" = eE/2.$ 

8. "+\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS. A

41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.

51-85150 \*I



## **Acronyms**

Table 1. Acronyms Used in this Document

Acronym	Description	
BHE	Byte High Enable	
BLE	Byte Low Enable	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
I/O	Input/Output	
ŌĒ	Output Enable	
SRAM	Static Random Access Memory	
TSOP	Thin Small Outline Package	
TTL	Transistor-Transistor Logic	
VFBGA	Very Fine-Pitch Ball Grid Array	
WE	Write Enable	

## **Document Conventions**

## **Units of Measure**

Table 2. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μΑ	microampere	
μS	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



## **Document History Page**

Document Title: CY7C1051H, 8-Mbit (512K Words × 16-Bit) Static RAM with Error-Correcting Code (ECC) Document Number: 002-03314				
Rev.	ECN No.	Submission Date	Description of Change	
**	4943606	10/09/2015	New data sheet.	
*A	5258628	05/27/2016	Changed status from Preliminary to Final. Updated to new template.	
*B	5435280	09/13/2016	Updated Maximum Ratings: Updated Note 3 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V <sub>OH</sub> parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V <sub>OH</sub> parameter. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions. Updated to new template. Completing Sunset Review.	
*C	5975928	11/27/2017	Updated Cypress Logo and Copyright.	
*D	7023423	11/13/2020	Added 48-ball VFBGA package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85087 – Changed revision from *E to *F. Added spec 51-85150 *I. Updated to new template. Completing Sunset Review.	



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/wireless

#### **Products**

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

Wireless Connectivity

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software is prohibited.

Software is no indirectly through resellers, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATALOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whos

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-03314 Rev. \*D Revised November 13, 2020 Page 19 of 19