

Revision History

Revision	Details	Date
Rev 1.0	Preliminary datasheet	March 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070

TEL: (650) 610-6800 FAX: (650) 620-9211

Alliance Memory Inc. reserves the right to change products or specification without notice.



32M x 16 bit DDR Synchronous DRAM (SDRAM)

Advanced (Rev. 1.0, Mar. /2015)

Features

- Fast clock rate: 200MHz
- Differential Clock CK & CK
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 8M x 16-bit for each bank
- Programmable Mode and Extended Mode registers
- CAS Latency: 2, 2.5, 3
- Burst length: 2, 4, 8
- Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 8192 refresh cycles / 64ms
- Precharge & active power down
- Power supplies: VDD & VDDQ = 2.5V ± 0.2V
- Operating Temperature:
- Commercial (0°C~70°C)
- Industrial (-40°C~85°C)
- Interface: SSTL 2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch

1

- Pb and Halogen free



Overview

The 512Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 512 Mbits. It is internally configured as a quad 8M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and \overline{CK} . Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, 512Mb DDR features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth, result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Part Number	Clock Frequency	Data Rate	Package	Temperature	Temp Range
AS4C32M16D1A -5TCN	200 MHz	400Mbps/Pin	66 pin TSOP II	Commercial	0~70℃
AS4C32M16D1A -5TIN	200 MHz	400Mbps/Pin	66 pin TSOP II	Industrial	-40~85°C

T: indicates TSOP II package C: Commercial I: Industrial

N: indicates Pb free and Halogen free

Figure 1. Pin Assignment (Top View)







Figure 2. Block Diagram





Pin Descriptions

Table 2. Pin Details

CK, CK	Symbol	Туре	Description
goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. BAO, BA1 Input Bank Activate: BAO and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied. A0-A12 Input Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS is sampled HIGH. CS provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands in conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands in conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting CAS "LOW." Then, the Read or Write command and Read or Write command. WE "HIGH" or "LOW". Wite Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK	CK, CK	Input	input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both
BankPrecharge command is being applied. A0-A12	CKE	Input	goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to
Auto Precharge .	BA0, BA1	Input	
command decoder. All commands are masked when \(\overline{\sigma}\) is sampled HIGH. \(\overline{\sigma}\) provides for external bank selection on systems with multiple banks. It is considered part of the command code. Row Address Strobe: The \(\overline{RAS}\) signal defines the operation commands in conjunction with the \(\overline{\sigma}\) As and \(\overline{\sigma}\) signals and is latched at the positive edges of CK. When \(\overline{RAS}\) and \(\overline{\sigma}\) S are asserted "LOW" and \(\overline{\sigma}\) is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the \(\overline{\watga}\) is asserted "HOW," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \(\overline{\watga}\) is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The \(\overline{\capa}\) As signal defines the operation commands in conjunction with the \(\overline{RAS}\) is held "HIGH" and \(\overline{\sigma}\) is asserted "LOW," the column access is started by asserting \(\overline{\sigma}\) As "LOW." Then, the Read or Write command is selected by asserting \(\overline{\watga}\) "HIGH" or "LOW". WE Input Write Enable: The \(\overline{\watga}\) Signal defines the operation commands in conjunction with the \(\overline{RAS}\) and \(\overline{\capa}\) As signals and is latched at the positive edges of CK. The \(\overline{\watga}\) is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS Input Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. Data Input / Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ15, UDQS and UDQS. The I/Os are byte-maskable during Writes.	A0-A12	Input	address A0-A12) and Read/Write command (column address A0-A9 with A10 defining
conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands in conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". WE Input Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS Input / Output Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. Data Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	<u>CS</u>	Input	command decoder. All commands are masked when $\overline{\text{CS}}$ is sampled HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. It is considered
conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". We "HIGH" or "LOW". Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS UDQS Input / Output Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	RAS	Input	conjunction with the $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ are asserted "LOW" and $\overline{\text{CAS}}$ is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the $\overline{\text{WE}}$ signal. When the $\overline{\text{WE}}$ is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the $\overline{\text{WE}}$ is asserted "LOW," the Precharge command is selected and the bank designated by BA is
the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS Input / Output Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	CAS	Input	conjunction with the \overline{RAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} is held "HIGH" and \overline{CS} is asserted "LOW," the column access is started by asserting \overline{CAS} "LOW." Then, the Read or Write command is selected by asserting
UDQS Output Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	WE	Input	the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write
and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	LDQS,	Input /	
UDM cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	UDQS	Output	
Output negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.		Input	
V _{DD} Supply Power Supply: 2.5V ± 0.2V .	DQ0 - DQ15		Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.
	V _{DD}	Supply	Power Supply: 2.5V ± 0.2V .

1



Vss	Supply	Ground
V_{DDQ}	Supply	DQ Power: $2.5V \pm 0.2V$. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V _{REF}	Supply	Reference Voltage for Inputs: +0.5*VDDQ
NC	-	No Connect: These pins should be left unconnected.

2 Rev. 1.0 Mar. /2015



Operation Mode

Table 3 shows the truth table for the operation commands.


Table 3. Truth Table (Note (1), (2))

Command	State	CKE _{n-1}	CKEn	DM	BA0,1	A 10	A0-9, 11-12	CS	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	Rov	w address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Χ	Χ	Χ	Н	Х	L	L	Н	L
Write	Active ⁽³⁾	Н	Χ	Χ	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Χ	Χ	V	Ι	address (A0 ~ A9)	Ы	Н	Ш	L
Read	Active ⁽³⁾	Н	Χ	Χ	V	Ш	Column	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Χ	Χ	V	Ι	address (A0 ~ A9)	Ы	Н	Ш	Н
Mode Register Set	ldle	Н	Χ	Χ		OP o	code	L	L	L	L
Extended MRS	Idle	Н	Χ	Χ		OP o	code	Ы	L	Ш	L
No-Operation	Any	Н	Χ	Χ	Χ	Χ	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Χ	Χ	Χ	Χ	Χ	L	Н	Η	L
Device Deselect	Any	Н	Χ	Χ	Χ	Χ	Χ	Ι	Χ	Χ	Χ
AutoRefresh	Idle	Н	Н	Χ	Χ	Χ	X	Ы	L	Ш	Н
SelfRefresh Entry	ldle	Н	L	Χ	Χ	Χ	Χ	L	L	L	Н
SelfRefresh Exit	ldle	L	Н	Χ	Х	Х	Х	Ι	Х	Χ	Χ
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode Entry	ldle	Н	L	Χ	Х	Χ	Х	Η	Χ	Χ	Χ
								L	Н	Н	Н
Precharge Power Down Mode Exit	Any	L	Н	Χ	Χ	Χ	Х	Н	Х	Χ	Χ
	(PowerDown)							L	Н	Н	Н
Active Power Down Mode Entry	Active	Н	L	Х	Х	Χ	Х	Н	Х	Χ	Х
								L	٧	٧	٧
Active Power Down Mode Exit	Any	L	Н	Х	Х	Χ	Х	Н	Х	Χ	Х
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Х	L	Х	Χ	Х	Χ	Х	Χ	Х
Data Input Mask Enable(5)	Active	Н	Х	Н	Х	Χ	Х	Χ	Х	Х	Х

- **Note:** 1. V=Valid data, X=Don't Care, L=Low level, H=High level
 - 2. CKEn signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 - 3. These are states of bank designated by BA signal.
 - 4. Device state is 2, 4, and 8 burst operation.
 - 5. LDM and UDM can be enabled respectively.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.



Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode					
0	Sequential					
1	Interleave					

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Durat Langth	Sta	rt Address	3	Cognoptial	Interlegue
Burst Length	A2	A1	A0	Sequential	Interleave
2	Х	Х	0	0, 1	0, 1
2	Х	Х	1	1, 0	1, 0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
4	Χ	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset

(BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A12 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extened Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 ~ A12, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap






Table 12. Absolute Maximum Rating

Symbol	Item	Values	Unit	
VIN, VOUT	Input, Output Voltage	- 0.5~ V _{DDQ} + 0.5	V	
V_{DD},V_{DDQ}	Power Supply Voltage		- 1~3.6	V
+	A 1: 1 T	Commercial	0~70	۰C
TA	Ambient Temperature Industri		-40~85	°C
T _{STG}	Storage Temperature		- 55~150	°C
TSOLDER	Soldering Temperature		260	°C
P _D	Power Dissipation	1	W	
los	Short Circuit Output Currer	nt	50	mA

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note2: These voltages are relative to Vss

Table 13. Recommended D.C. Operating Conditions

Symbol	Parameter	Min.	Max.	Unit	Note
V_{DD}	Power Supply Voltage	2.3	2.7	V	
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V	
V _{REF}	Input Reference Voltage	0.49*V _{DDQ}	0.51* V _{DDQ}	٧	
VIH (DC)	Input High Voltage (DC)	V _{REF} + 0.15	V _{DDQ} + 0.3	٧	
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	٧	
V _{TT}	Termination Voltage	VREF - 0.04	VREF + 0.04	V	
V _{IN} (DC)	Input Voltage Level, CK and $\overline{\text{CK}}$ inputs	-0.3	VDDQ + 0.3	V	
V _{ID} (DC)	Input Different Voltage, CK and CK inputs	0.36	VDDQ + 0.6	٧	
lı	Input leakage current	-2	2	μΑ	
loz	Output leakage current	-5	5	μΑ	
Іон	Output High Current	-16.2	-	mA	V _{OH} = 1.95V
lol	Output Low Current	16.2	-	mΑ	VOL = 0.35V

Note: All voltages are referenced to Vss.

Table 14. Capacitance ($V_{DD} = 2.5V$, f = 1MHz, $T_A = 25$ °C)

Symbol	Parameter	Min.	Max.	Unit
C _{IN1}	Input Capacitance (CK, CK)	2	3	pF
C _{IN2}	Input Capacitance (All other input-only pins)	2	3	рF
C _{I/O}	DQ, DQS, DM Input/Output Capacitance	4	5	рF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

7 Rev. 1.0 Mar. /2015



Table 15. D.C. Characteristics $(V_{DD} = 2.5V \pm 0.2V, T_A = -40^{85} ^{\circ}C)$

Table 15. D.C. Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85$ °C)						
Parameter & Test Condition		-5	Unit	Note		
	Symbol	Max.				
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	80	mA			
OPERATING CURRENT: One bank; BL=4; reads - Refer to the following page for detailed test conditions	IDD1	90	mA			
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE = LOW	IDD2P	5	mA			
PRECHARGE FLOATING STANDBY CURRENT: CS = HIGH; all banks idle; CKE = HIGH; tck =tck(min); address and other control inputs changing once per clock cycle; VIN = VREF for DQ, DQS and DM	IDD2F	35	mA			
PRECHARGE QUIET STANDBY CURRENT: CS =HIGH; all banks idle; CKE =HIGH; tcκ=tcκ(min) address and other control inputs stable at ≥ VIH(min) or ≤ VIL (max); VIN = VREF for DQ, DQS and DM	IDD2Q	35	mA			
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tcK=tcK(min)	IDD3P	20	mA			
ACTIVE STANDBY CURRENT: \overline{CS} =HIGH;CKE=HIGH; one bank active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	65	mA			
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	130	mA			
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	130	mA			
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	140	mA			
SELF REFRESH CURRENT: Self Refresh Mode ; CKE ≤ 0.2V;tck=tck(min)	IDD6	6	mA	1		
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4; with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	210	mA			



Table 16. Electrical Characteristics and Recommended A.C.Operating Condition (V_{DD} = 2.5V ± 0.2V, T_A = -40~85 °C)

Cymbol	Symbol Parameter		-5		Unit	Note
Symbol			Min.	Max.	Unit	Note
		CL = 2	7.5	12	ns	
tcĸ	Clock cycle time	CL = 2.5	6	12	ns	
		CL = 3	5	12	ns	
tсн	Clock high level width		0.45	0.55	tcĸ	
tcL	Clock low level width		0.45	0.55	tcĸ	
thp	Clock half period		tclmin or tchmin	-	ns	2
tнz	Data-out-high impedance time from C	K, CK	-	0.7	ns	3
tLZ	Data-out-low impedance time from Ch	K, CK	-0.7	0.7	ns	3
toqsck	DQS-out access time from CK, $\overline{\text{CK}}$		-0.6	0.6	ns	
tac	Output access time from CK, $\overline{\text{CK}}$		-0.7	0.7	ns	
togsq	DQS-DQ Skew		-	0.4	ns	
trpre	Read preamble		0.9	1.1	tск	
trpst	Read postamble		0.4	0.6	tск	
togss	CK to valid DQS-in		0.72	1.25	tск	
twpres	DQS-in setup time		0	-	ns	4
twpre	DQS Write preamble		0.25	-	tск	
twpst	DQS write postamble		0.4	0.6	tск	5
tdqsh	DQS in high level pulse width		0.35	-	tск	
togsl	DQS in low level pulse width		0.35	-	tск	
tıs	Address and Control input setup time		0.7	-	ns	6
tıн	Address and Control input hold time		0.7	-	ns	6
tos	DQ & DM setup time to DQS		0.4	-	ns	
tон	DQ & DM hold time to DQS		0.4	-	ns	
tqн	DQ/DQS output hold time from DQS		thp - t _{QHS}	-	ns	
trc	Row cycle time		55	-	ns	
trfc	Refresh row cycle time		70	-	ns	
tras	Row active time		40	70K	ns	
trcd	Active to Read or Write delay		15	-	ns	
trp	Row precharge time		15	-	ns	
trrd	Row active to Row active delay		10	-	ns	
twr	Write recovery time		15	-	ns	
twrr	Internal Write to Read Command Dela	ay	2	-	tск	
tmrd	Mode register set cycle time		10	-	ns	
trefi	Average Periodic Refresh interval		-	7.8	μS	7
txsrd	Self refresh exit to read command del	ay	200	-	tcĸ	
txsnr	Self refresh exit to non-read command	d delay	75	-	ns	
t _{DAL}	Auto Precharge write recovery + prec	harge time	twr+trp	-	ns	
tdipw	DQ and DM input pulse width		1.75	-	ns	
tıpw	Control and Address input pulse width	1	2.2		ns	
t _{QHS}	Data Hold Skew Factor		-	0.5	ns	
t _{DSS}	DQS falling edge to CK setup time		0.2	-	tcĸ	
t _{DSH}	DQS falling edge hold time from CK		0.2	-	tcĸ	

9 Rev. 1.0 Mar. /2015



Table 17. Recommended A.C. Operating Conditions (V_{DD} = 2.5V ± 0.2V, T_A = -40~85 °C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
V _{IL} (AC)	Input Low Voltage (AC)	1	VREF - 0.31	٧
V _{ID} (AC)	Input Different Voltage, CK and CK inputs	0.7	VDDQ + 0.6	٧
V _{IX} (AC)	Input Crossing Point Voltage, CK and CK inputs	0.5*VDDQ-0.2	0.5*VDDQ+0.2	٧

Note:


- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tch) refers to ther smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) the and the transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving(HZ), or begins driving(LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tpqss.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & \overline{CK} slew rate $\geq 1.0 \text{V/ns}$.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions

Table 18. SSTL 2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ	
Output Load	Reference to the Test Load	
Input Signal Levels	V _{REF} +0.31 V / V _{REF} -0.31 V	
Input Signals Slew Rate	1 V/ns	
Reference Level of Input Signals	0.5 * VDDQ	

10 Rev. 1.0 Mar. /2015

Figure 3. SSTL_2 A.C. Test Load



10) Power up Sequence

Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).


11

- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.



Timing Waveforms

Figure 4. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address



Figure 5. tRCD and tRRD Definition





Figure 6. READ Command




CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge





Figure 7. Read Burst Required CAS Latencies (CL=2)




DO n=Data Out from column n

Burst Length=4

 ${\bf 3}$ subsequent elements of Data Out appear in the programmed order following DO ${\bf n}$



Read Burst Required CAS Latencies (CL=2.5)



DO n=Data Out from column n


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n





Read Burst Required CAS Latencies (CL=3)




DO n=Data Out from column n

Burst Length=4 3 subsequent elements of Data Out appear in the programmed order following DO n





Figure 8. Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o
Read commands shown must be to the same device





Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)


Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)

- $3\ subsequent\ elements\ of\ Data\ Out\ appear\ in\ the\ programmed\ order\ following\ DO\ n$
- $3\ (or\ 7)$ subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device






Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o
Read commands shown must be to the same device



Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) $\,$



Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO σ





Non-Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO σ





Figure 10. Random Read Accesses Required CAS Latencies (CL=2)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Random Read Accesses Required CAS Latencies (CL=2.5)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks





Random Read Accesses Required CAS Latencies (CL=3)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Figure 11. Terminating a Read Burst Required CAS Latencies (CL=2)




DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n



Terminating a Read Burst Required CAS Latencies (CL=2.5)



DO n = Data Out from column n


Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n





Terminating a Read Burst Required CAS Latencies (CL=3)




DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n



Figure 12. Read to Write Required CAS Latencies (CL=2)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





Read to Write Required CAS Latencies (CL=2.5)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





Read to Write Required CAS Latencies (CL=3)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





Figure 13. Read to Precharge Required CAS Latencies (CL=2)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Read to Precharge Required CAS Latencies (CL=2.5)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Read to Precharge Required CAS Latencies (CL=3)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO $\rm n$

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met






Figure 14. Write Command



CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge



Figure 15. Write Max DQSS



DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}


A non-interrupted burst of 4 is shown

 ${\bf A10~is~LOW~with~the~WRITE~command~(AUTO~PRECHARGE~disabled)}$





Figure 16. Write Min DQSS



DI n = Data In for column n


 ${\bf 3}$ subsequent elements of Data In are applied in the programmed order following DI ${\bf n}$

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)



Figure 17. Write Burst Nom, Min, and Max tDQSS



DI n = Data In for column n

3 subsequent elements of Data are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown


A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DM=UDM & LDM





Figure 18. Write to Write Max tDQSS



DI n, etc. = Data In for column n,etc.

3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o


Non-interrupted bursts of 4 are shown

DM= UDM & LDM





Figure 19. Write to Write Max tDQSS, Non Consecutive



DI n, etc. = Data In for column n, etc.

3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o


Non-interrupted bursts of 4 are shown

DM= UDM & LDM





Figure 20. Random Write Cycles Max tDQSS



DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown


If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM = UDM & LDM





Figure 21. Write to Read Max tDQSS Non Interrupting



DI n, etc. = Data In for column n, etc.

 $1\ subsequent\ elements\ of\ Data\ \ In\ are\ applied\ in\ the\ programmed\ order\ following\ DI\ n$

A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

Non't Care



Figure 22. Write to Read Max tDQSS Interrupting



DI n, etc. = Data In for column n, etc.

 $1\ subsequent\ elements\ of\ Data\ \ In\ are\ applied\ in\ the\ programmed\ order\ following\ DI\ n$

An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM = UDM & LDM







Figure 23. Write to Read Max tDQSS, ODD Number of Data, Interrupting



DI n = Data In for column n

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank $\mbox{DM}=\mbox{LDM}$ & UDM





Figure 24. Write to Precharge Max tDQSS, NON- Interrupting




DI n = Data In for column n

1 subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) DM= UDM & LDM



Figure 25. Write to Precharge Max tDQSS, Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM





Figure 26. Write to Precharge Max tDQSS ODD Number of Data Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 1 data element is written

tWR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


^{*2} = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM



^{*1 =} can be don't care for programmed burst length of 4



Figure 27. Precharge Command




BA= Bank Address (if A10 is LOW, otherwise don't care)





Figure 28. Power-Down



Don't Care

Figure 29. Clock Frequency Change in Precharge







Figure 30. Data input (Write) Timing




DI n = Data In for column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are applied in the programmed order following DI \boldsymbol{n}




Figure 31. Data Output (Read) Timing



Burst Length = 4 in the case shown



Figure 32. Initialize and Mode Register Sets




*=VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.

** = tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.

47



Figure 33. Power Down Mode




No column accesses are allowed to be in progress at the time Power-Down is entered *=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.






Figure 34. Auto Refresh Mode



*= "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC
DM, DQ and DQS signals are all "Don't Care" /High-Z for operations shown



Figure 35. Self Refresh Mode




^{* =} Device must be in the "All banks idle" state prior to entering Self Refresh mode

^{***} = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.





Figure 36. Read without Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

 $3 \ subsequent$ elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

* = "Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH


NOP commands are shown for ease of illustration; other commands may be valid at these times

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 37. Read with Auto Precharge



 $DO \ n = Data \ Out \ from \ column \ n$

 $Burst\ Length = 4\ in\ the\ case\ shown$

3 subsequent elements of Data Out are provided in the programmed order following DO \boldsymbol{n}

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until tRAP has been satisfied. If Fast Autoprecharge is supported, tRAP = tRCD, else the READ may not be issued prior to tRASmin - (BL*tCK/2)





Figure 38. Bank Read Access



Burst Length = 4 in the case shown

 $3 \ \text{subsequent}$ elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

* = " Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

Note that $tRCD > tRCD \ MIN \ so$ that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)





Figure 39. Write without Auto Precharge



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are provided in the programmed order following DI \boldsymbol{n}

DIS AP = Disable Autoprecharge

*=" Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the \pm 25% window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 40. Write with Auto Precharge



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI \boldsymbol{n}

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge





Figure 41. Bank Write Access



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address$

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 42. Write DM Operation



DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" $\,$ Don't Care" $\,$, if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address$

 $NOP\ commands\ are\ shown\ for\ ease\ of\ illustration;\ other\ commands\ may\ be\ valid\ at\ these\ times$


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm\,25\%$ window of the corresponding positive clock edge

 $\label{lem:command} Precharge\ may\ not\ be\ issued\ before\ tRAS\ ns\ after\ the\ ACTIVE\ command\ for\ applicable\ banks$





Figure 43. 66 Pin TSOP II Package Outline Drawing Information Units: mm



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
Α			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
Е	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0°		8°	0°		8°
S		0.71			0.028	
ΩУ			0.10			0.004



PART NUMBERING SYSTEM

AS4C	32M16D1A	5	Т	C/I	N
DRAM	32M16=32Mx16bit D1A=DDR1(A version)	5=200MHz	T = TSOP II	C=Commercial (0 $^{\circ}$ C \sim 70 $^{\circ}$ C) I=Industrial (-40 $^{\circ}$ C \sim 85 $^{\circ}$ C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800

Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.