

Dual Channel 0.47Gbps to 6.25Gbps Multi-Rate Transceiver

Check for Samples: [TLK6002](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tlk6002)

1 Introduction

- **1.1 Transceiver Features**
- **Continuous/Multi-Rate Transceiver I/O Nominal Supply**
-
- **Integrated Latency Measurement Function, Accuracy of ±814 ps Extended Backplane Reach**
- **Function Minimum Receiver Differential Input**
- **Supports SERDES Operation, 8B/10B Data Thresholds of 100mV**_{dfpp}
- **Interface (Integrated Source and End Termination) • Hot Plug Protection**
- **Shared or Independent Reference Clock per JTAG; IEEE 1149.1 /1149.6 Test Interface**
- **Latency/Depth Configurable Transmit and 65nm Advanced CMOS Technology**
- **Loopback Capability (Serial and Parallel Side), 85°C) at Full Rate**
- **Supports Serial Retime Operation**
- Supports PRBS (2^7-1) , $(2^{23}-1)$ and $(2^{31}-1)$ and **CRPAT Long/Short Generation and Verification**

1.2 Applications

- **WI Infrastructure**
- **CPRI and OBSAI Links**
- **Proprietary Links**
- **Backplane**
- **High Speed Point- to-Point Transmission Systems**

1.3 Overview

1.3.1 Device Description

The TLK6002 is a member of a portfolio of multi-gigabit transceivers, intended for use in ultra-high-speed bi-directional point-to-point data transmission systems. It is specifically intended for base station RRH (Remote Radio Head) application, but may also be used in other high speed applications. The TLK6002 supports a serial interface speed of 0.470 Gbps to 6.25 Gbps. Rate support includes all the CPRI and OBSAI rates (0.6144/0.768/1.2288/1.536/2.4576/3.072/4.9152/6.144 Gbps) using a single fixed reference clock frequency (either 122.88 MHz or 153.6 MHz).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

- **Dual Channel 470Mbps to 6.25Gbps Dual Power Supply: 1.0V Core, and 1.5V/1.8V**
- **Fauports all CPRI and OBSAI Data Rates** Serial Side Three Tap Transmit De-emphasis
Integrated Latency Measurement Function. **1998 and Receive Adaptive Equalization to Allow**
- CPRI/OBSAI Automated Rate Sense (ARS) Programmable Output Swing on Serial Output
	-
	- **Modes (20-bit and 16-bit + Controls) Loss of Signal (LOS) detection (≤75 mVdfpp)**
	- **20-bit HSTL Single-Ended Parallel Data Interface to Back Plane, Copper Cables, or**
		-
		-
		- **Channel MDIO; IEEE 802.3 Clause-22 Support**
		-
		- **Receive FIFOs. Industrial Ambient Operating Temp (–40°C to**
		- **OBSAI Compliant Device Package; 324 PBGA**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

TLK6002 20-bit parallel interface operates in 1.5V or 1.8V HSTL single-ended format. The 20-bit interface allows low speed signals on the parallel side and therefore enabling the use of low cost FPGA in the system design. The parallel interface can be programmed to be in SDR (Single Data Rate) or DDR (Double Data Rate) modes. The line rate may be set to full (≤6.25Gbps), half (≤3.75Gbps), quarter (≤1.88Gbps) or eighth (≤0.94Gbps). The line rate can be set using either device inputs or software control registers.

The TLK6002 performs data conversion parallel-to-serial, serial-to-parallel and clock extraction as a physical layer interface device. The serial transceiver interface operates at a maximum serial data rate of 6.25 Gbps.

TLK6002 accepts single-ended HSTL signals at its parallel transmit and receive data buses. If the internal 8B/10B coding and decoding are enabled, TDA/B_[19:0] are latched by TXCLK_A/B and sent to the internal 8b/10b encoder, where the resulting encoded words are serialized and transmitted differentially using a line clock derived from the SERDES reference clock at the desired line rate. If the internal coding and decoding are disabled, TDA/B_[19:0] are defined as 20-bits of data being serialized and transmitted unmodified according to the desired line rate.

The receive direction performs the serial-to-parallel conversion on the input serial data synchronizing the resulting 20-bit parallel data to the recovered byte clock (RXCLK_A/B). The optionally decoded receive data is available on the RDA/B_[19:0] output signals.

The serial transmitter and receiver are implemented using differential Current Mode Logic (CML) with integrated termination resistors.

The TLK6002 provides two local (parallel side) and two remote (serial side) loopback modes for self-test and system diagnostic purposes.

The TLK6002 has an integrated loss of signal (LOS) detection function, which is asserted in conditions where the serial input signal does not have sufficient voltage amplitude (≤ 75 mV_{dfpp}). Note that the input signal must be ≥150 mV_{dfop} when loss of signal replacement of the receive datapath data is enabled (register bit 6.6).

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Figure 1-1. TLK6002 Block Diagram

CODEA_EN

Texas **NSTRUMENTS**

> **RXAP RXAN**

 \blacksquare \mathbf{I} \mathbf{I}

TLK6002 Block Diagram Channel A Pattern Generator 10 With pre-emphasis ∞ 20-bit register & Z0-bit register &
TX FIFO Scrambler **TXAP** 8B/10B
Encoder $10-bit$ MUX $\texttt{TDA_[19:0]} \quad \text{and} \quad \text{a} \quad \text{b}$ 10-bit **TXAN** Parallel to $\overline{\mathsf{L}}$ Serial 10-bit BIAS Clock Synthesizer MDIO $\begin{array}{c}\n\overline{\text{C}} \\
\overline{\text{C}} \\
\overline{\text$ **Interface** $\overline{1}$ Interpolator and Clock Recovery &
Adaptive EQ Pattern JTAG Verifier

 $\frac{1}{10}$ Serial to Parallel

 $\overline{10}$ $\overline{10}$

COMMA Detect & 8B/10B Decoding & Descrambler

PD_TRXA_N Reference CLock Rate_A[2:0]

TXCLK_A

PRTAD[4:0] MDC MDIO

RESET_N

TMS TDO

LOSA

PRBSA_PASS

RXCLK_A

20-bit REGISTER

RX_FIFO

10-bit

RDA_[19:0]

SCL SDI CS_N SDO

TRST_N TCK TDI

EQ

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Figure 1-4. TLK6002 Transmit Clock Architecture

Texas **NSTRUMENTS**

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

[TLK6002](http://focus.ti.com/docs/prod/folders/print/tlk6002.html)

2 Description

2.1 Pin Descriptions

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Table 2-2. Pin Description – Power Pins

Table 2-2. Pin Description – Power Pins (continued)

Table 2-2. Pin Description – Power Pins (continued)

2.2 Device Pinout Diagram

Table 2-3. Device Pinout Diagram – (Top View)

2.3 CPRI/OBSAI Specific Operation Modes

The TLK6002 contains an internal low-jitter high quality oscillator that is used as a frequency multiplier for the serdes and other internal circuits of the device. The rate pins (and mdio registers) as well as the SERDES PLL multiplier are used to program the line rate and the REFCLK frequency for various applications. See Appendix B for more details on SERDES reference clock, rate, and multiplier selection (rates beyond the CPRI/OBSAI specific rates).

The TLK6002 is optimized for operation at a serial data rate of 470 Mbit/s through 6.25 Gbit/s. The external differential reference clock has a large operating frequency range allowing support for many different applications. The reference clock frequency must be within ±200 PPM of the incoming serial data rate (±100 PPM of nominal data rate), and have less than 40ps of jitter. [Table 2-4](#page-16-0) and [Table 2-5](#page-17-0) show a summary of frequency ranges used for the CPRI and OBSAI applications. The transmit parallel input clock must be frequency locked (0 ppm) to the supplied/selected reference clock (REFCLK 0/1 P/N) frequency.

Table 2-4. CPRI Line Rate Selection(1)

(1) In DDR mode TX_CLK frequencies will be half the values in the table above. The table above indicate two possible REFCLK frequencies, 153.60MHz and 122.88MHz which can be used based on the application preference. The Serdes PLL Multiplier (MPY) has been given for each REFCLK frequency respectively. Note that Channel A and B are independent, and their application rates and references clocks are separate.

(1) In DDR mode TX_CLK frequencies will be half the values in the table above. The table above indicate two possible REFCLK frequencies, 153.60MHz and 122.88MHz which can be used based on the application preference. The Serdes PLL Multiplier (MPY) has been given for each REFCLK frequency respectively. Note that Channel A and B are independent, and their application rates and references clocks are separate.

2.4 Parallel Interface Modes

2.4.1 20-bit SDR (Single Data Rate) Mode (8b/10b Encoder/Decoder Disabled)

Channel A TX: TDA_[19:0] → TXAP/N (using TXCLK_A). **RX:** RXAP/N → RDA_[19:0] (using RXCLK_A). **Channel B TX:** TDB_[19:0] → TXBP/N (using TXCLK_B). **RX:** RXBP/N \rightarrow RDB_[19:0] (using RXCLK_B).

20 Bits (two symbols) of already encoded (TX) or undecoded (RX) data are transferred per parallel interface clock cycle. Symbols are defined by a group of 10 parallel bits. Note that four symbols are shown in [Figure 2-1:](#page-18-0) Data0[19:10], Data0[9:0], Data1[19:10], Data1[9:0].

Symbol Transmission Order:

When $3.5/3.4$ = 0: Data0[19:10] is the first transmitted or received symbol. Data0[9:0] is next, then Data1[19:10].

When $3.5/3.4$ = 1: Data0[9:0] is the first transmitted or received symbol. Data0[19:0] is next, then Data1[9:0].

Bit Transmission Order within a Symbol:

When 8.3/2 = 0, Data[19] or Data[9] bits are serially transmitted first or received first respectively per symbol.

When 8.3/2 = 1, Data[10] or Data[0] bits are serially transmitted first or received first respectively per symbol.

XAS STRUMENTS

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Figure 2-1. 20-bit SDR Parallel Interface Mode

2.5 16-bit SDR (Single Data Rate) Mode (8b/10b Encoder/Decoder Enabled)

Channel A TX: TDA_[18:10,8:0] → TXAP/N (Using TXCLK_A). **RX:** RXAP/N → RDA_[19:0] (Using RXCLK_A). **Channel B TX:** TDB_[18:10,8:0] → TXBP/N (Using TXCLK_B). **RX:** RXBP/N → RDB_[19:0] (Using RXCLK_B).

The 16 Bits (two symbols) of unencoded (TX) or decoded (RX) data are transferred per parallel interface clock cycle. Symbols are defined by a group of 9 parallel bits comprising of a K character control bit and a byte of data (plus a high true disparity error or invalid symbol bit in RX only on RD*_[19] and RD*_[9]). Please note that four symbols are shown in [Figure 2-1:](#page-18-0) Data0[18:10]={Control Bit, Data[7:0]}, Data0[8:0] ={Control Bit, Data[7:0]}, Data1[18:10] ={Control Bit, Data[7:0]}, Data1[8:0] ={Control Bit, Data[7:0]}. TXDA_[19], TXDA_[9], TXDB_[19], and TXDB_[9] are unused, and should be grounded in this application mode. See Appendix C for a full list of control characters supported in the 8b/10b encoder/decoder.

Symbol Transmission Order:

When $3.5/3.4 = 0$: Data0[18:10] is the first encoded transmitted or decoded received symbol. Data0[8:0] is next, followed by Data1[18:10].

When $3.5/3.4 = 1$: Data0[8:0] is the first encoded transmitted or decoded received symbol. Data0[18:10] is next, followed by Data1[8:0].

Bit Transmission Order within a Symbol: Control Character Bits are always on TD*_[18], TD*_ [8], RD*_[18], RD*_[8] Data bytes are always on TD*_[17:10], TD*_[7:0], RD*_[17:10], RD*_[7:0].

The most significant bit of the data byte is always on TD^*_{17} , TD^*_{17} , RD^*_{17} , RD^*_{17} , and is bit "H" in [Figure 2-2.](#page-19-0)

When 8.3/8.2 = 1, The "a" bit in [Figure 2-2](#page-19-0) is serially transmitted first or received first (typical case, shown below) per symbol.

When 8.3/8.2 = 0, The "j" bit in [Figure 2-2](#page-19-0) is serially transmitted first or received first (atypical case, reverse from order [Figure 2-2](#page-19-0)) per symbol.

Figure 2-2. 16-bit SDR Parallel Interface Mode (Serial Bit Order)

[Figure 2-1](#page-18-0) shows the two modes of operation in SDR mode, rising edge aligned mode and falling edge aligned mode. In rising edge aligned mode, TDA_* and TDB_* inputs are sampled on the falling edges of TXCLK_A and TXCLK_B respectively. In falling edge aligned mode, TDA_* and TDB_* inputs are sampled on the rising edge of TXCLK_A and TXCLK_B respectively. In rising edge aligned mode, RDA_* and RDB $*$ are timed such that an external device can sample the data using the falling edge of RXCLK A and RXCLK B respectively. In falling edge aligned mode, RDA * and RDB * are timed such that an external device can sample the data using the rising edge of RXCLK A and RXCLK B respectively.

2.6 20-bit DDR (Double Data Rate) Mode (8b/10b Encoder/Decoder Disabled)

When DDR is enabled with the 8b/10b encoder disabled, the data format is identical to that of "20-bit SDR (Single Data Rate) Mode (8b/10b Encoder/Decoder Disabled)" mode, except that four symbols are transferred per parallel interface clock cycle instead of two. See the referenced previous section for further details. [Figure 2-3](#page-20-0) shows the two modes of operation in DDR mode, source centered and source aligned mode. In source centered mode, TDA_{_}* and TDB_{_}* inputs are sampled on the rising and falling edges of TXCLK_A and TXCLK_B respectively. In source aligned mode, TDA_* and TDB_* inputs arrive simultaneously with TXCLK_A and TXCLK_B respectively, and the TXCLK_A and TXCLK_B sampling window is created internal to TLK6002 by delaying the clock. In source centered mode, RDA_{_*} and RDB_* are timed such that an external device can sample the data using RXCLK_A and RXCLK_B respectively, where the appropriate timing window for sampling is created by TLK6002. In source aligned mode, RDA_* and RDB_* are aligned with RXCLK_A and RXCLK_B respectively at the outputs of TLK6002, and the sampling window must be created external to TLK6002.

2.7 16-bit DDR (Double Data Rate) Mode (8b/10b Encoder/Decoder Enabled)

When DDR is enabled with the 8b/10b encoder enabled, the data format is identical to that of "16-bit SDR (Single Data Rate) Mode (8b/10b Encoder/Decoder Enabled)" mode, except that four symbols are transferred per parallel interface clock cycle instead of two. See the referenced previous section for further details.

2.8 Parallel Interface Clocking Modes

The TLK6002 supports source centered timing and source aligned DDR timing on the parallel receive output bus. TLK6002 also supports rising edge aligned and falling edge aligned SDR timing on the parallel receive output bus. See [Figure 2-4](#page-21-0) for more details.

The transmit input timing modes are shown in [Figure 2-5.](#page-22-0)

Transmit SDR/DDR input timing modes supported are similar to RX modes.

Figure 2-5. Transmit Interface Timing (Channel A is shown).

2.9 Scrambler and De-scrambler

TLK6002 incorporates a scrambling function located before the 8b/10b encoder in the transmit datapath, and a de-scrambling function located after the 8b/10b decoder in the receive datapath. The scrambler and de-scrambler can be enabled/disabled using the MDIO management serial interface.

The transmitter applies a 7-degree polynomial to data bytes (not control), and the inverse operation is performed by the receiver.

The scrambler/descrambler should be disabled if the 8b/10b encoder/decoder is disabled.

To achieve randomness between transmitting lanes, transmitters can be programmed to have differing scrambling offset. Each transmitter seed value is programmed into a register which will be used by that transmitter. The user should program unique seed values for adjacent TX links.

The receivers also have their own de-scrambling seed value registers. The receiver's de-scrambling seed value must be programmed to be the same as the corresponding transmitting end of the link. There is no training sequence for transmitting the seed values to the receiver.

The scrambler is a 7-degree polynomial, linear feedback shift register (LFSR). The polynomial is; $(X^7 + X^6)$ + 1). K28.1, K28.5, or K28.7 characters reset the LFSR to the seed value. The bit pattern repeats every 127 bits.

Figure 2-6. 7-Degree Polynomial Scrambler

2.10 Power Down Mode

The TLK6002 can be put in power down either through device input pins or through MDIO control register (1.15). PD_TRXA_N: Active low, powers down channel A. PD_TRXB_N: Active low, powers down channel B.

The MDIO management serial interface remains operational when in register based power down mode (1.15 asserted for both channels), but status bits may not be valid since the clocks are disabled. The serial outputs and parallel output interface signals are high impedance when in power down mode. See the detailed per pin description for behavior of each device I/O signal during pin based and register based power down.

2.11 Parallel to Serial (Transmit):

In the transmit direction, the device accepts parallel input data on the TDA [19:0] and TDB [19:0] input pins and converts the data into an optionally scrambled 8b/10b encoded serial stream on the TXAP/N and TXBP/N serial output pins.

2.12 Serial to Parallel (Receive)

Serial data is received on the RXAP/N and RXBP/N pins, and optionally descrambled and 8b/10b decoded and converted to parallel output data pins RDA_[19:0] and RDB_[19:0]. The interpolator and clock recovery circuit will lock to the data stream if the incoming serial rate is within ± 200 PPM of the reference clock for the channel. The recovered byte clock is used to retime and deserialize the input data stream, and is always synchronous with the parallel output data.

2.13 High Speed CML Output

The high speed data output driver is implemented using Current Mode Logic (CML) with integrated pull up resistors, requiring no external components. The transmit outputs must be AC coupled.

Current Mode Logic (CML) drivers often require external components. The disadvantage of the external component is a limited edge rate due to package and line parasitic. The CML driver on TLK6002 has on-chip 50Ω termination resistors terminated to VDDT, providing optimum performance for increased speed requirements. The transmitter output driver is highly configurable allowing output amplitude and de-emphasis to be tuned to a channel's individual requirements. Software programmability allows for very flexible output amplitude control. Only AC coupled output mode is supported.

When transmitting data across long lengths of PCB trace or cable, the high frequency content of the signal is attenuated due to the skin effect of the media. This causes a "smearing" of the data eye when viewed on an oscilloscope. The net result is reduced timing margins for the receiver and clock recovery circuits. In order to provide equalization for the high frequency loss, 3-tap finite impulse response (FIR) transmit de-emphasis is implemented. A highly configurable output driver maximizes flexibility in the end system by allowing de-emphasis and output amplitude to be tuned to a channel's individual requirements. Output swing control is via MDIO.

See [Figure 4-2](#page-64-0) for output waveform flexibility. The level of de-emphasis is programmable via the MDIO interface through control registers (2.12:4) through pre-cursor and post-cursor settings. Users can control the strength of the de-emphasis to optimize for a specific system requirement.

2.14 High Speed Receiver

The high speed receiver is differential CML with internal termination resistors. The receiver requires AC coupling. The termination impedances of the receivers are configured as 100Ω with the center tap weakly tied to 0.8×VDDT with a capacitor to create an AC ground.

TLK6002 receiver incorporates an adaptive equalizer. This circuit compensates for channel insertion loss by amplifying the high frequency components of the signal, reducing inter-symbol interference. Equalization can be enabled or disabled per register settings. Both the gain and bandwidth of the equalizer are controlled by the receiver equalization logic.

2.15 Loss Of Signal Output Signal Generation (LOS)

Loss of input signal detection is based on the voltage level of each serial input signal RXAP/N and RXBP/N. Anytime the serial receive input differential signal peak to peak voltage level is ≤75 mVdfpp, LOSA or LOSB are asserted (high true) respectively for Channel A and Channel B (if enabled, disabled by default). Note that an input signal ≥ 150 mVdfpp is required for reliable operation of the loss of signal detection circuit. If the input signal is between these two ranges, the SERDES will operate properly, but the LOS indication will not be valid (or robust). The LOS indications are also directly readable through the MDIO interface in register bits (5.2). The LOS indication per channel can be enabled through register bit 6.10 (defaults to disabled).

The following additional critical status conditions can be combined with the loss of signal condition enabling additional realtime status signal visibility on the LOSA and LOSB outputs per channel:

- 1. GPI1 Inverted and Logically OR'd (Register 6.11 enable) with LOS condition(s) when enabled This input signal, when enabled (disabled by default), is inverted and logically OR'd with the internally generated LOS condition (on both channels) to allow easy overlay of additional board or external device status with the other LOSA/LOSB indications.
- 2. Loss of Channel Synchronization Status Logically OR'd with LOS condition(s) when enabled (Register 6.9 enabled). Loss of channel synchronization can be optionally logically OR'd (disabled by default) with the internally generated LOS condition (per channel). In 20-bit operational mode, the comma detection circuit must be enabled to actually enable this OR function. If it is not, this function is not OR'd with the other LOS generating conditions. This bit should not be enabled unless comma detection is enabled.
- 3. Loss of PLL Lock Status Logically OR'd with LOS condition(s) when enabled (Register 6.8 enabled). The internal PLL loss of lock status bit is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).
- 4. Receive 8b/10b Decode Error (Invalid Code Word or Running Disparity Error) Logically OR'd with

LOS condition(s) when enabled – (Register 6.3 enabled). The occurrence of an 8b/10b decode error (invalid code word or disparity error) is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

- 5. ARS_Locked (ARS State Machine Currently Locked) Inverted and Logically OR'd with LOS condition(s) when enabled – (Register 10.14 enabled). ARS State Machine unlocked indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).
- 6. AGCLOCK (Active Gain Control Currently Locked) Inverted and Logically OR'd with LOS conditions(s) when enabled – (Register 7.7 enabled). RX SERDES adaptive gain control unlocked indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).
- 7. AZDONE (Auto Zero Calibration Done) Inverted and Logically OR'd with LOS conditions(s) when enabled – (Register 7.6 enabled). RX SERDES auto zero not done indication is optionally OR'd (disabled by default) with the other internally generated loss of signal conditions (per channel).

See [Figure 2-8,](#page-25-0) which shows the detailed implementation of the LOSA signal.

NOTE: LOSA is asserted (driven high) during a failing condition, and deasserted (driven low) otherwise. Any combinations of status signals may be enabled onto LOSA/B based on MDIO register bits indicated above. LOSB circuit is similar.

Figure 2-8. LOSA – Logic Circuit Implementation

2.16 Receive Datapath Error Condition Operation

The receive datapath (parallel output), when the 8b/10b decoder is enabled, automatically replaces the received symbol with K30.7 (control $= 1$, data $= 0$ xFE) in the case of an invalid code word or 8b/10b disparity error.

The following additional conditions optionally enable replacement of received data with K30.7 (control $= 1$, data = 0xFE) (when enabled through MDIO) when 8b/10b decoding is enabled, or replace the parallel output data with all zero data if the 8b/10b decoder is disabled:

- 1. Loss of Signal Status (character replacement enabled through register bit 6.6, disabled by default).
- 2. Loss of Channel Synchronization Status (character replacement enabled through register bit 6.5, disabled by default). This bit should not be enabled unless comma detection is enabled.

Note: Achieving channel synchronization is not possible if register bit 6.6 is high and LOS is detected.

- 3. Loss of PLL Lock Status (character replacement enabled through register bit 6.4, disabled by default)
- 4. GPI1 (if GPI1=0, character replacement enabled through register bit 6.7, disabled by default)
- 5. AZDONE (if AZDONE=0, character replacement enabled through register bit 7.4, disabled by default)
- 6. AGCLOCK (if AGCLOCK=0, character replacement enabled through register bit 7.5, disabled by default)

2.17 Loopback Support

TLK6002 supports several loopback configurations.

Local loopback accepts parallel input data, and returns that data on the parallel output for the same channel.

Remote loopback accepts serial input data, and returns that data on the serial output for the same channel.

Shallow local loopback data traverses the entire transmit datapath except for serialization, and is returned through the entire receive datapath (except for deserialization). Data is not serialized or deserialized.

Deep local loopback data traverses the entire transmit datapath including serialization, and is returned through the entire receive datapath (including serialization). Data is both serialized and deserialized.

Deep remote loopback data traverses the entire receive datapath including the 20-bit output register, and is returned through the entire transmit datapath (excluding the parallel input buffers). Data is both deserialized and serialized.

Shallow remote loopback data traverses the entire receive datapath until just before the 20-bit output register, and is returned through the entire transmit datapath (excluding the parallel input buffers). Data is both serialized and deserialized.

[Figure 2-9](#page-27-0) and [Figure 2-10](#page-28-0) show all four loopback modes of operation.

Texas
Instruments

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

Figure 2-9. TLK6002 Shallow and Deep Local Loopback (Channel A)

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Figure 2-10. TLK6002 Shallow and Deep Remote Loopback (Channel A)

2.17.1 Link Test Functions

The TLK6002 has an extensive suite of built in test functions to support system diagnostic requirements. Each channel has an internal test pattern generator and verifier. Several patterns can be selected via the MDIO that offer extensive test coverage. The test patterns supported are: 2^7 -1, 2^{23} -1, 2^{31} -1 PRBS (Pseudo Random Bit Stream), CRPAT Short/Long frequency patterns.

2.18 Serial Retime Mode

TLK6002 supports serial retime mode of operation. Serial retime mode is enabled through an mdio register bit.

In serial retime mode mode:

- Incoming serial data on RXAP/N is sent to both RDA_[19:0] parallel and TXBP/N serial outputs.
- Incoming serial data on RXBP/N is sent to both RDB_[19:0] parallel and TXAP/N serial outputs.

In serial retime mode, the incoming serial data rate on Channel A must be synchronous (0 ppm) to the reference clock supplied to Channel B SERDES. Also, the incoming serial data rate on Channel B must be synchronous (0 ppm) to the reference clock supplied to Channel A SERDES.

Note that latency measurement is not possible when in serial retime mode of operation.

[Figure 2-11](#page-29-0) shows operation of TLK6002 in serial retime mode:

Figure 2-11. TLK6002 – Serial Retime Mode of Operation

2.19 Latency Measurement Function

The TLK6002 includes a round trip latency measurement function to support CPRI and OBSAI base station applications. The elapsed time from a comma (either encoded or unencoded) detected in the transmit direction of a particular channel to a comma detected in the receive direction of the same channel is measured and reported through the MDIO interface (TDA_[19:0] \rightarrow RDA_[19:0] -or- TDB_[19:0] \rightarrow RDB_[19:0]). The function operates on one channel at a time. When 8b/10b encoding/decoding is enabled, the following three control characters (containing commas) are monitored:

- 1. K28.1 (control = 1, data = $0x3C$)
- 2. K28.5 (control = 1, data = $0xBC$)
- 3. K28.7 (control = 1, data = $0xFC$).

When 8b/10b encoding/decoding is disabled, the lower 7 bits of the Tx and Rx data stream are monitored for either positive (7'b0011111) or negative (7'b1100000) comma characters.

Whether 8b/10b encoding/decoding is enabled or not, comma detection in the receive datapath must be enabled (register bit 3.7).

The result of this measurement is readable through the MDIO interface through a 20-bit register. The accuracy of the measurement is a function of the serial bit rate which the channel being measured is operating at. The register will return a value of 0xFFFFF if the duration between transmit and receive comma detection exceeds the depth of the counter. Only one measurement value is stored internally until the 20-bit results counter is read. The counter will return zero in cases where a transmit comma was never detected (indicating the results counter never began counting).

In full rate mode, the latency measurement function runs off of an internal clock which is equal to the frequency of the transmit serial bit rate divided by four. In half rate mode, the latency measurement function runs off of an internal clock which is equal to the serial bit rate divided by two. In quarter rate mode, the latency measurement function runs off of an internal clock which is equal to the serial bit rate. In eighth rate mode, the latency measurement function runs off of a clock which is equal to twice the serial bit rate. The latency measurement accuracy in all cases is equal to plus or minus one latency measurement clock period. The measurement clock can be divided down if a longer duration measurement is required, in which case the accuracy of the measurement is accordingly reduced. The high speed latency measurement clock is divided by either 1, 2, 4, or 8 via register 16.5:4. The measurement clock used is always selected by the channel under test. The high speed latency measurement clock may only be used when operating at one of the eight serial rates specified in the CPRI/OBSAI specifications. It is also possible to run the latency measurement function off of the recovered byte clock for the channel under test (and gives a latency measurement clock frequency equal to the serial bit rate divided by 10) via register bit 16.2 (where the 16.5:4 divider value setting is ignored).

The accuracy for the standard based CPRI/OBSAI application rates is shown in [Table 2-6](#page-30-0), and assumes the latency measurement clock is not divided down per user selection (division is required to measure a duration greater than 682 us). For each division of 2 in the measurement clock, the accuracy is also reduced by a factor of two.

Table 2-6. CPRI/OBSAI Latency Measurement Function Accuracy (Undivided Measurement Clock)

The locations where the comma transmission and reception are measured in TLK6002 are shown in [Figure 2-12](#page-31-0).

2.20 CPRI/OBSAI Automatic Rate Sense (ARS) Function

An automatic rate sense (ARS) function is implemented in TLK6002 to facilitate determination of the incoming CPRI/OBSAI serial link rate per channel.

When ARS is enabled, only three device input reference clock frequencies are supported: 122.88, 153.6, and 307.2 MHz. ARS should not be enabled unless one of these three frequencies is available on either REFCLK_0_P/N or REFCLK_1_P/N.

The ARS function per channel can operate off of either reference clock (REFCLK_0_P/N or REFCLK_1_P/N), and is selected through device pins REFCLK_A_SEL for Channel A, and REFCLK B SEL for Channel B (or alternatively mdio registers). The reference clock rate selection is selected through channel A or B MDIO register bits (ARS_REF_FREQ[1:0], register bits 11.15:14), and must be programmed for proper ARS operation (unless the default values matches the reference clock input frequency).

Using any one of the three supported reference clock frequencies allows all eight currently defined CPRI and OBSAI rates to be achieved with a single reference clock frequency, and eliminates the need for external hardware to support multiple frequencies for OBSAI and CPRI operation. See [Table 2-7](#page-33-0) for a list of supported CPRI/OBSAI rates.

ARS can be enabled/disabled through device pins (RATE A/B) or channel A or B MDIO register bits (ARS EN[1:0], register bits 10.13:12), Software control is enabled by setting RATE_A/RATE_B pins to 100. Pin control is enabled by setting RATE_A/B pins to 101/110/111. ARS can be enabled or disabled independently on each channel.

ARS does not support determination of incoming serial rates other than the eight defined by the CPRI/OBSAI specifications. ARS should not be enabled unless one of those incoming serial rates is anticipated. See [Table 2-7](#page-33-0) for a list of the supported CPRI/OBSAI incoming serial rates.

When ARS is enabled, a state machine will continuously loop through (and override previously programmed) relevant SERDES control settings for a given input reference clock frequency until either an incoming serial bit rate is successfully determined (indicated by assertion of channel A or B MDIO register ARS_LOCKED, register bit 5.10), or the ARS function is disabled (either through device pin or MDIO software control). Note that the order attempted is always from the highest serial bit rate to the lowest serial bit rate. There is an MDIO register enable per serial bit rate per channel (ARS_SBR_ENABLE[7:0], register bit 11.13:6), such that any number between one and eight of the supported incoming serial rates can be determined. If an incoming serial bit rate is successfully determined, and then subsequently lost, the state machine will automatically continue searching for a stable rate (as long as ARS is not disabled), first starting with the last successful rate (if existing, effecting a single retry of the last working rate), and then continuing down sequentially through the enabled lower serial rates (or if there are none, starting over with the highest enabled incoming serial rate settings).

The ARS function monitors the incoming 8b/10b encoded serial receive data, using both the comma character and 8b/10b disparity errors for a given channel, to determine and validate the incoming serial data rate. The channel synchronization state machine is implemented as specified in IEEE802.3-2002 Clause 36, Figure 36-9, Page 62. The channel synchronization state machine flowchart is shown in [Figure 2-14](#page-38-0) Channel Synchronization Flowchart. The 8b/10b decoder is used in tandem with the channel synchronization state machine to determine if rate sense is successful at a particular device setting. Note that the 8b/10b decoder is used for the ARS function even if 8b/10b encoding/decoding is disabled for the datapath of the channel. Parallel output data is always output in the pin/software selected format (i.e., unencoded or 8b/10b encoded or byte aligned), and is not a function of whether ARS is enabled. Also note that the RX SERDES CDR lock indication (AGCLOCK) qualifies channel synchronization.

When an ARS enabled channel is found to be in the channel synchronization state, the following rate settings (RATE_TX[1:0] register bits 1.7:6, RATE_RX[1:0] register bits 1.5:4, PLL_MULT[3:0] register bits 1.3:0) are available to be read through the MDIO interface, as indicated by the per channel ARS Locked register bit (ARS_LOCKED register bit 5.10) being asserted high. If the ARS function is not currently locked onto the incoming serial data, the ARS locked register bit (ARS_LOCKED register bit 5.10) will read deasserted, and the rate settings are not valid (although they are always readable). It is also possible through MDIO configuration to make the inverse of ARS_LOCKED indication visible on the LOSA/B outputs per channel, and in this mode can be used as a software interrupt notification. After a successful rate determination is made, the ARS function will continue to monitor channel synchronization status. If channel synchronization is lost, the ARS state machine will begin looping through SERDES settings (reattempting with the last working setting one time rather than with the next different setting) until either ARS is disabled or channel synchronization is achieved. The ARS state machine will stay in a particular setting (expected serial rate) attempting to achieve rate determination for the number of reference clock cycles programmed in ARS_INTERVAL[20:0] (per channel register bits 11.4:0 / 12.15:0), which indicates a duration of time defined as the number of reference clock periods times 1024. This register is sized such

EXAS ISTRUMENTS

that greater than 4.5 seconds of time can be programmed per attempted interval. Thus, the ARS state machine will attempt to determine a particular serial rate for a programmable number of reference clock periods where channel synchronization cannot be established before attempting the next (and different) lower serial bit rate, in a repeating/looping fashion when the lowest enabled serial bit rate is attempted unsuccessfully.

The ARS function overrides the following SERDES register settings (RATE_TX / RATE_RX / PLL_MULT). MDIO writes to these registers do not impact the actual values controlling internal SERDES device settings as long as ARS is enabled for that channel, and reads instead return the current settings (which may or may not be valid) as controlled by the ARS state machine (and does so until ARS is disabled).

ARS Rate / Scale / Multiplier Settings Per Reference Clock				Reference Clock (MHz)			
				153.6	122.88	307.2	
Standard	Serial Rate (Gbps)	Rate	Rate Scale		SERDES Multiplier Setting Loop		
CPRI	0.6144	Eighth	4	16	20	8	
OBSAI	0.768	Eighth	4	20	25	10	
CPRI	1.2288	Quarter	2	16	20	8	
OBSAI	1.536	Quarter	2	20	25	10	
CPRI	2.4576	Half		16	20	8	
CPRI/OBSAI	3.072	Half		20	25	10	
CPRI	4.9152	Full	0.5	16	20	8	
CPRI/OBSAI	6.144	Full	0.5	20	25	10	

Table 2-7. ARS Looped Device Settings (Looping order highest → lowest enabled bit rate)

2.21 Clock Out Generation In ARS Mode (CLK_OUT_P/N)

[Table 2-8](#page-34-0) shows the CLK_OUT_P/N output clock frequency in each of the three reference clock frequencies.

Table 2-8. ARS CLK_OUT_P/N Frequencies

If supplying reference clock through an external clock jitter cleaning device, the VCXO used with the external cleaning device should be chosen such that REFCLK maintains ±100 ppm accuracy during ARS rate determination, since CLK_OUT behavior will not be deterministic during changes between settings. Per the above table, note that CLK_OUT is always a fixed frequency and attempts to remain synchronous (0 ppm) to the incoming serial data rate.

If reference clock of 153.6 MHz is selected, and an external clock jitter cleaning device is used, the clock cleaning device will need to be configured to multiply the output clock by 1x, since CLK_OUT_P/N is 153.6MHz.

If reference clock of 122.88 MHz is selected, and an external clock jitter cleaning device is used, the clock cleaning device will need to be configured to multiply the output clock by 2x, since CLK OUT P/N is 61.44MHz.

If reference clock of 307.2 MHz is selected, and an external clock jitter cleaning device is used, the clock cleaning device will need to be configured to multiply the output clock by 2x, since CLK_OUT_P/N is 153.6MHz.

[Figure 2-13](#page-36-0) shows the flow of the ARS state machine:

XAS

STRUMENTS

Figure 2-13. ARS State Machine Flowchart

2.22 Transmit Serial Output During ARS Mode

The transmit serial output is always actively driven during ARS mode. The user has flexibility in the value transmitted by the serial output during ARS. Note that since the PLL is shared between a TX and RX channel, that the transmit serial rate will automatically follow the rate setting which ARS is validating in the receive direction (whether it is subsequently determined to be correct or not).

The following bits impact transmitted serial output data:

- 1. ARS_TX_DATAPATH_OVERRIDE ARS Transmit Datapath Override (per channel Register bit 10.10) – When asserted, in tandem with register (ARS_TX_DATA[9:0], register bits 10.9:0), any fixed or repeating sequence of 10 bits can be transmitted during ARS. When deasserted, the transmit parallel interface input data is transmitted and serialized as received during ARS (and may not be deterministic as the TX FIFO will collide on each rate change unless a fixed (static) pattern is input into the parallel input interface making the fifo collision unimpacting to the datapath).
- 2. ARS_TX_MDIO_GATE ARS Transmit MDIO Gate per channel Register bit 10.11 This bit is only relevant if TX_DATAPATH_OVERRIDE is asserted. When this bit is deasserted, upon successful ARS rate determination, the transmit datapath TX FIFO is automatically reset (centered) and continuity between the parallel input data and serial output is established without MDIO interaction. When this bit is asserted, the transmit datapath will not automatically switch over to serializing parallel input data at the time the ARS state machine successfully validates the incoming serial data rate (although the TX and RX FIFO are both automatically reset). This will give the opportunity for local MDIO firmware to interactively manage any additional device settings. Specifically this gives the device interfacing to TLK6002 the opportunity to read MDIO registers to determine the validated incoming serial rate, manage any other device or system settings required, and also manage TXCLK_A/B synchronicity to REFCLK at the proper data rate. After these steps are complete, the final step is to recenter the TX FIFO (by manually issuing a TX FIFO reset (TXFIFO_RESET register bit 4.2). Transmit datapath reliable operation is fully restored after the TX FIFO reset MDIO write transaction is completed, and datapath continuity between parallel inputs and serial outputs is established.

At the time when ARS rate determination is successful, both a TX and RX FIFO reset is automatically issued internal to TLK6002. Please note that if ARS_TX_MDIO_GATE is not asserted, there may be difficulty in effectively recentering the transmit fifo. Anytime the TX FIFO collides, it automatically recenters itself. This automatic recentering is triggered by the TXCLK_A/B and SERDES TX byte clock (multiplied up and divided down REFCLK_A/B) being asynchronous or having excessive phase drift. The TX FIFO is only effectively centered when the relationship between these two clocks has stabilized, at which point issuing a TX FIFO reset (manual or automatic through collision) will optimally center the TX FIFO. Note that careful external control of the TXCLK_A/B and REFCLK relationship (0 ppm and TXCLK_A/B at the right data rate) must be managed for the mode where ARS_TX_MDIO_GATE is deasserted to work reliably. If the clock relationship is still changing at the time of automatic recenter, the fifo may at some point in the future need to automatically recenter itself (via collision), at which time the transmit serial data will be briefly corrupted before resuming reliable operation. It is recommended that ARS_TX_MDIO_GATE is asserted unless careful system operation has been analyzed.

In any ARS mode, note that the receive datapath software reset (not the same as RX FIFO reset) should not be issued as channel synchronization will be lost, and ARS would inappropriately begin searching for the incoming serial rate again (which is undesirable).

2.22.1 Receive Parallel Output Data During ARS Mode

The parallel outputs are always driven during ARS mode. During ARS mode, it is anticipated that channel synchronization will typically remain lost during the rate determination process, and thus the parallel output data will typically behave predictably as indicated in the previous paragraph labeled Receive Datapath Error Condition Operation.

2.22.2 Receive Parallel Output Clock During ARS Mode

Per channel ARS_RX_CLK_EN (register bit 10.15) allows software programmability as to whether the recovered output byte clock (RXCLK_A/B) is allowed to toggle (dynamically changing rates as the ARS rate determination process executes), or if it is held fixed to zero until the incoming serial rate for the channel has been determined. At the time rate determination is successful, the receive parallel output interface clock is automatically allowed to toggle if it was prevented from toggling during ARS (and enabling toggling is not delayed or gated by MDIO interaction in the case where ARS_TX_MDIO_GATE is asserted).

Figure 2-14. Channel Synchronization Flowchart

2.23 Output Clock Selection (CLK_OUT_P/N)

[Table 2-9](#page-39-0) details CLK_OUT_P/N as a function of device settings.

Table 2-9. CLK_OUT_P/N Frequencies (ARS Enabled and Disabled)

2.24 MDIO Management Interface

The TLK6002 supports the Management Data Input/Output (MDIO) Interface as defined in Clause 22 of the IEEE 802.3 Ethernet specification. The MDIO allows register-based management and control of the serial links. Normal operation of the TLK6002 is possible without use of this interface. However, some features are accessible only through the MDIO.

The MDIO Management Interface consists of a bi-directional data path (MDIO) and a clock reference (MDC). The port address is determined by control pins (see [Table 2-10\)](#page-40-0).

RUMENTS

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Table 2-10. MDIO Related Signals

In Clause 22, the top 4 control pins PRTAD[4:1] determine the device port address. In this mode the 2 individual channels in TLK6002 are classified as 2 different ports. So for any PRTAD[4:1] value there will be 2 ports per TLK6002.

TLK6002 will respond if the 4 MSB's of PHY address field on MDIO protocol (PA[4:1]) matches PRTAD[4:1]. The LSB of PHY address field (PA[0]) will determine which channel/port within TLK6002 to respond to.

If PA[0] = 1b0, TLK6002 Channel A will respond. If PA[0] = 1b1, TLK6002 Channel B will respond.

Write transactions which address an invalid register or device or a read only register will be ignored. Read transactions which address an invalid register will return a 0.

MDIO Protocol Timing:

The Clause 22 timing required to read from the internal registers is shown in [Figure 2-9.](#page-27-0) The Clause 22 timing required to write to the internal registers is shown in [Figure 2-10](#page-28-0).

[TLK6002](http://focus.ti.com/docs/prod/folders/print/tlk6002.html)

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

The IEEE 802.3 Clause 22 specification defines many of the registers, and additional registers have been implemented for expanded functionality.

Clause 22 Indirect Addressing:

The TLK6002 Register space is divided into two register groups. One register group can be addressed directly through Clause 22, and one register group can be addressed indirectly through Clause 22. The register group which can be addressed through Clause 22 indirectly is implemented in vendor specific register space (16'h8000 onwards). Due to clause 22 register space limitations, an indirect addressing method is implemented so that this extended register space can be accessed through clause 22. To access this register space (16'h8000 onwards), an address control register (Reg 30, 5'h1E) should be written with the register address followed by a read/write transaction to address data register (Reg 31, 5'h1F) to access the contents of the address specified in address control register.

[Figure 2-17](#page-41-0) and [Figure 2-18](#page-41-1) illustrate an example write transaction to Register 16'h8000 using indirect addressing in Clause 22.

Figure 2-19. CL22 – Indirect Address Method – Address Write

The IEEE 802.3 Clause 22 specification defines many of the registers, and additional registers have been implemented for expanded functionality.

[TLK6002](http://focus.ti.com/docs/prod/folders/print/tlk6002.html)

3 PROGRAMMERS REFERENCE

The following registers can be addressed directly through Clause 22. Channel identification is based on PHY (Port) address field. Registers 0x01- 0x0C, 0X14 are per channel basis.

Channel A can be accessed by setting LSB of PHY address to 0.

Channel B can be accessed by setting LSB of PHY address to 1.

(1) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

Texas **INSTRUMENTS**

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

Table 3-1. GLOBAL_CONTROL_1 (continued)

Table 3-2. CHANNEL_CONTROL_1

Table 3-3. PLL Multiplier Control

Table 3-4. CHANNEL_CONTROL_2

Table 3-5. Post-Cursor Transmit Tap Weights

Table 3-6. Pre-Cursor Transmit Tap Weights

Table 3-7. AC Mode Output Swing Control

Table 3-8. CHANNEL_CONTROL_3

Table 3-8. CHANNEL_CONTROL_3 (continued)

Table 3-9. CHANNEL_CONTROL_4

(1) After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.

Table 3-10. CHANNEL_STATUS_1

Table 3-11. OVERRIDE_CONTROL

Table 3-12. LOOPBACK_TP_CONTROL

Table 3-13. SERDES_CONTROL_1

Table 3-14. SCRAMBLER_CONTROL

Table 3-15. ARS_CONTROL_1

Table 3-16. ARS_CONTROL_2

Table 3-17. ARS_CONTROL_3

Table 3-18. ARS_CONTROL_4

Table 3-19. ERROR_COUNTER

Texas
Instruments

Table 3-20. TI_RESERVED_CONTROL STATUS

Table 3-21. LATENCY_MEASURE_CONTROL

Table 3-22. LATENCY_COUNTER_2

(1) User has to make sure Register 0x11 has to be read first before reading Register 0x12. Latency measurement counter value resets to 20'h00000 when Register 0x12 is read. Comma indication (17.15 and 17.14) and count valid (17.4) bits are also cleared when Register 0x12 is read.

Table 3-23. LATENCY_COUNTER_1

(1) User has to make sure Register 0x11 has to be read first before reading Register 0x12. Latency measurement counter value resets to 20'h00000 when Register 0x12 is read. Comma indication (17.15 and 17.14) and count valid (17.4) bits are also cleared when Register 0x12 is read.

Table 3-24. TI_RESERVED_CONTROL_1

Table 3-25. SERDES_CONTROL_2

Table 3-26. TI_RESERVED_CONTROL_3

Table 3-27. TI_RESERVED_CONTROL_4

Table 3-28. TI_RESERVED_CONTROL_5

Table 3-29. TI_RESERVED_STATUS_1

Table 3-30. TI_RESERVED_CONTROL_6

Table 3-31. TI_RESERVED_CONTROL_7

Table 3-32. TI_RESERVED_STATUS_2

Table 3-33. TI_CONTROL_8

Table 3-34. TI_RESERVED_STATUS_3

Table 3-35. TI_RESERVED_CONTROL_9

Table 3-36. TI_RESERVED_CONTROL_10

Table 3-37. TI_RESERVED_STATUS_4

Table 3-38. TI_RESERVED_STATUS_5

Table 3-39. TI_RESERVED_STATUS_6

Table 3-40. TI_RESERVED_STATUS_7

Table 3-41. TI_RESERVED_STATUS_8

Table 3-42. TI_RESERVED_STATUS_9

Table 3-43. TI_RESERVED_STATUS_10

Table 3-44. TI_RESERVED_STATUS_11

3.1 LL = Latched Low

STRUMENTS

Latched low means that if a condition is occurring, the register bit will read low. Latched low also means that if a condition has occurred since the last time the register was read, it will read low. If a latched low register bit reads high, it means that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched low register, when read low, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read high. If it is still occurring, the second read will read low.

3.2 LH = Latched High

Latched high means that if a condition is occurring, the register bit will read high. Latched high also means that if a condition has occurred since the last time the register was read, it will read high. If a latched high register bit reads low, it means that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched high register, when read high, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read low. If it is still occurring, the second read will read high.

3.3 COR = Clear On Read

Counters indicated as COR are cleared after being read.

4 ELECTRICAL SPECIFICATIONS

4.1 ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground (AGND/DGND).

4.2 RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

4.3 Reference Clock Timing Requirement (REFCLK_0/1_P/N)

4.4 Differential Reference Clock Electrical Characteristics (REFCLK_0/1_P/N)

4.5 Differential Clock Output Electrical Characteristics (CLK_OUT_P/N)

4.6 LVCMOS Electrical Characteristics (VDDO = VDDO1/VDDO2/VDDO3)

4.7 HSTL Signals Electrical Characteristics (VDDQA/B = 1.5/1.8V)

HSTL Signals Electrical Characteristics (VDDQA/B = 1.5/1.8V) (continued)

4.8 Serial Transmitter Characteristics

h₋₁ = TWPRE (0% \rightarrow -17.5% for typical application) setting h₁ = TWPOST1 (0% \rightarrow -37.5% for typical application) setting $h_0 = 1 - |h_1| - |h_{-1}|$ $V_{0/0}$ = Output Amplitude with TWPRE = 0%, TWPOST = 0%. V_{ss} = Steady State Output Voltage = $V_{0/0}$ ^{*} | h₁ + h₀ + h₋₁|

 V_{pre} = PreCursor Output Voltage = $V_{0/0}$ * | -h₁ – h₀ + h₋₁| V_{pst} = PostCursor Output Voltage = $V_{0/0}$ * | -h₁ + h₀ + h₋₁|

Figure 4-4. CPRI TX HV Output Mask for: E.6/12.HV (0.6144/1.2288 Gbps)

Figure 4-5. OBSAI TX Output Mask for Rates ≤ 3.072 Gbps

Figure 4-6. OBSAI 6.144 Gbps and CPRI (LV-II) (All Rates) TX Output Mask

Note: Due to process variation, the output mask cannot always be achieved with a common setting for all devices. However, for a given device, a particular swing setting will pass output mask requirements.

4.9 Serial Receiver Characteristics

Figure 4-7. CPRI LV Receiver Mask for E.6/12/24/30.LV (0.6144/1.2288/2.4576/3.072 Gbps)

Figure 4-8. CPRI HV Receiver Mask for E.6/12.HV (0.6144/1.2288 Gbps)

Figure 4-9. OBSAI Receiver Mask for Rates ≤ 3.072 Gbps

Figure 4-10. OBSAI 6.144 Gbps and CPRI LV-II (All Rates) Receiver Mask

Jitter Tolerance:

The peak to peak total jitter tolerance for the RP3 receiver is 0.65 UI. This total jitter is composed of three components; deterministic jitter, random jitter, and an additional sinusoidal jitter.

The deterministic jitter tolerance is 0.37 UI minimum. The sum of deterministic and random jitter is 0.55 UI minimum. The additional sinusoidal jitter which the receiver must tolerate will have frequencies and amplitudes conforming to the mask presented in [Figure 4-11](#page-68-0) and [Table 4-1](#page-68-1).

Figure 4-11. OBSAI Sinusoidal Jitter Mask

EXAS NSTRUMENTS

Input Jitter Definition

NOTE: J_{TOL} = J_R + J_{DR}, where J_{TOL} is the receive jitter tolerance, J_{DR} is the received deterministic jitter, and J_R is the Gaussian random edge jitter distribution at a maximum BER = 10⁻¹² for CPRI link and link.

4.10 HSTL Output Switching Characteristics (DDR Timing Mode Only)

(over recommended operating conditions unless otherwise noted).

(1) RDx refers to either RDA or RDB for channels A and B respectively

(2) Cload = 10pF, using timing reference of (VDDQA/B)/2.

(3) RXCLK_x refers to RXCLK_A or RXCLK_B for channels A and B respectively.

Figure 4-12. HSTL (DDR Timing Mode Only) Source Centered Output Timing Requirements

Figure 4-13. HSTL (DDR Timing Mode Only) Source Aligned Output Timing Requirements

4.11 HSTL Output Switching Characteristics (SDR Timing Mode Only)

(1) RXCLK_x refers to RXCLK_A or RXCLK_B for channels A and B respectively.
(2) Cload = 10pF, using timing reference of (VDDQA/B)/2.

(2) Cload = 10pF, using timing reference of (VDDQA/B)/2.

RDx refers to either RDA or RDB for channels A and B respectively.

Figure 4-14. HSTL (SDR Timing Mode Only) Rising Edge Aligned Output Timing Requirements

4.12 HSTL (DDR Timing Mode Only) Input Timing Requirements

(1) TDx refers to either channel A (TDA) or B (TDB).
(2) TXCLK_x refers to either channel A (TXCLK_A)

TXCLK_x refers to either channel A (TXCLK_A) or channel B (TXCLK_B).

(3) Input timing reference of (VDDQA/B)/2 with ± 1 ns/V rise time on all input signals.

(4) When T_{freq} ≤60 MHz, Tskew Minimum is –3ns.

(5) When T_{freq} ≤60 MHz, Tskew Maximum is 3ns.

Figure 4-17. HSTL (DDR Timing Mode Only) Source Aligned Data Input Timing Requirements

4.13 HSTL (SDR Timing Mode Only) Input Timing Requirements

(1) TDx refers to either channel A (TDA) or B (TDB).

(2) TXCLK_x refers to either channel A (TXCLK_A) or channel B (TXCLK_B).
(3) Input timing reference of (VDDQA/B)/2 with ±1 ns/V rise time on all input s

Input timing reference of (VDDQA/B)/2 with ± 1 ns/V rise time on all input signals.

Figure 4-18. HSTL (SDR Timing Mode Only) Falling Edge Aligned (Rising Edge Sampled) Data Input Timing Requirements

Figure 4-19. HSTL (SDR Timing Mode Only) Rising Edge Aligned (Falling Edge Sampled) Data Input Timing Requirements

4.14 MDIO Timing Requirements Over Recommended Operating Conditions (unless otherwise noted)

Figure 4-20. MDIO Read/Write Timing

4.15 JTAG Timing Requirements Over Recommended Operating Conditions (unless otherwise noted)

4.16 Power Sequencing Guidelines

The TLK6002 allows either the core or I/O power supply to be powered up for an indefinite period of time while the other supply is not powered up, if all of the following conditions are met:

- 1. All maximum ratings and recommending operating conditions are followed
- 2. Bus contention while 1.5/1.8V power is applied (>0V) must be limited to 100 hours over the projected lifetime of the device.
- 3. Junction temperature is less than 105°C during device operation. Note: Voltage stress up to the absolute maximum voltage values for up to 100 hours of lifetime operation at a $T₁$ of 105°C or lower will minimally impact reliability.

The TLK6002 inputs are not failsafe (i.e. cannot be driven with the I/O power disabled). TLK6002 inputs should not be driven high until their associated power supply is active.

4.17 HSTL Interface

The HSTL interface allows for either 1.5V or 1.8V operation. Source series (output) and parallel end (input) resistance is dynamically updated to compensate for process, voltage, and temperature. RES* device pins are referenced to accurately set the impedances.

The source series (HSTL output) impedance is dynamically calibrated to 50 Ω using an external 50 Ω resistor.

There are three options on parallel end (HSTL input) termination:

- 1. No end termination. This yields the lowest power dissipation, at the cost of signal integrity performance.
- 2. Half Strength Mode 100 Ω Thevenin Equivalent This mode is comprised of two 200 Ω resistors, placed between the input signal and VDDQA/B, and the input signal and DGND. This selection yields a blend between signal integrity performance and power dissipation.
- 3. Full Strength Mode 50 Ω Thevenin Equivalent This mode is comprised of two 100 Ω resistors, placed between the input signal and VDDQA/B, and the input signal and DGND. This selection yields the best signal integrity performance at the cost of highest power dissipation.

All three HSTL input modes can be selected through the MDIO interface on a per channel basis through register bits (6.1:0). The HSTL output driver slew rate is also selectable, and is selected in register bit (6.2).

[Figure 4-22](#page-74-0) shows the schematic of the internal HSTL driver and internal HSTL receiver.

Figure 4-22. HSTL I/O Schematic

4.18 Device Initialization

The following subsections provide proper provisioning sequences for various TLK6002 operating modes using the MDIO interface. Please note that the provisioning method for optimal serial link performance is dependent on system characteristics such as the length of an electrical cable or printed circuit board trace connected to the serial interface. For long electrical serial links such as long backplane and cable channels, the standard MDIO provisioning method is preferred. For short electrical serial links such as between the SERDES and an optical module, the STCI-via-MDIO provisioning method is preferred. The STCI-via-MDIO provisioning method provides a way to further fine-tune the serial link performance. The STCI-via-MDIO provisioning method is described in detail in the "TLK6002 Provisioning for Optimal Serial Link Performance" application note.

4.18.1 20-Bit Interface Mode (8b/10b Encoder/Decoder Disabled) (All CPRI/OBSAI Rates)

Note: Assume both channel A and channel B have the same setup.

REFCLK frequency = 122.88 MHz, Mode = Transceiver, Parallel Interface = 20-Bit SDR Falling Edge Aligned Mode, RXCLK_A/B out = RXBCLK_A/B, Serial Data Rate is CPRI/OBSAI standard rate as shown below.

- Device Pin Setting(s) Pin settings allow for maximum software configurability.
	- Ensure CODEA_EN input pin is Low.
	- Ensure CODEB_EN input pin is Low.
	- Ensure RATE_A[2:0] input pins are 3'b100 (High, Low, Low) to enable software control.
	- Ensure RATE_B[2:0] input pins are 3'b100 (High, Low, Low) to enable software control.
	- Ensure PD_TRXA_N input pin is High.
	- Ensure PD_TRXB_N input pin is High.
	- Ensure PRBS_EN input pin is Low.
	- Ensure REFCLK_A_SEL input pin is Low to enable software control.
	- Ensure REFCLK_B_SEL input pin is Low to enable software control.
- **Reset Device**
	- Issue a hard or soft reset (RESET_N asserted for at least 10 µs -or- Write 1'b1 to 0.15 GLOBAL_RESET) after power supply stabilization.
- Enable MDIO global write so that each MDIO write affects both channels to shorten provisioning time
	- Write 1'b1 to 0.11 GLOBAL_WRITE
- Clock Configuration
	- Select Channel A SERDES REFCLK input (Default = REFCLK_0_P/N)
		- If REFCLK 0 P/N used Write 1'b0 to 0.1 REFCLK A SEL
		- If REFCLK_1_P/N used Write 1'b1 to 0.1 REFCLK_A_SEL
	- Select Channel B SERDES REFCLK input (Default = REFCLK_0_P/N)
		- If REFCLK_0_P/N used Write 1'b0 to 0.0 REFCLK_B_SEL
		- If REFCLK 1 P/N used Write 1'b1 to 0.0 REFCLK B SEL
- Data Rate Setting (select one of the following 8 cases)
	- If serial data rate is 6144.00Mbps: write 2'b00 to 1.7:6 RATE_TX[1:0], write 2'b00 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select FULL rate and 25x MPY $(CHANNEL$ _CONTROL_1 = 0x010E).
	- $-$ If serial data rate is 4915.20Mbps: Write 2'b00 to 1.7:6 RATE TX[1:0], write 2'b00 to 1.5:4 RATE_RX[1:0], write 4'b1101 to 1.3:0 PLL_MULT[3:0] to select FULL rate and 20x MPY $(CHANNEL_CONTROL_1 = 0x010D)$.
	- $-$ If serial data rate is 3072.00Mbps: Write 2'b01 to 1.7:6 RATE TX[1:0], write 2'b01 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select HALF rate and 25x MPY $(CHANNEL$ _CONTROL_1 = 0x015E).
	- If serial data rate is 2457.60Mbps: Write 2'b01 to 1.7:6 RATE_TX[1:0], write 2'b01 to 1.5:4

RATE_RX $[1:0]$, write 4'b1101 to 1.3:0 PLL_MULT $[3:0]$ to select HALF rate and 20x MPY (CHANNEL_CONTROL_1 = 0x015D).

- $-$ If serial data rate is 1536.00Mbps: Write 2'b10 to 1.7:6 RATE TX[1:0], write 2'b10 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select QUARTER rate and 25x MPY $(CHANNEL$ _CONTROL_1 = 0x01AE).
- $-$ If serial data rate is 1228.80Mbps: Write 2'b10 to 1.7:6 RATE TX[1:0], write 2'b10 to 1.5:4 RATE_RX[1:0], write 4'b1101 to 1.3:0 PLL_MULT[3:0] to select QUARTER rate and 20x MPY (CHANNEL CONTROL $1 = 0x01AD$).
- $-$ If serial data rate is 768.00Mbps: Write 2'b11 to 1.7:6 RATE TX[1:0], write 2'b11 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select EIGHTH rate and 25x MPY (CHANNEL CONTROL $1 = 0x01FE$).
- If serial data rate is 614.40Mbps: Write 2'b11 to 1.7:6 RATE_TX[1:0], write 2'b11 to 1.5:4 RATE_RX[1:0], write 4'b1101 to 1.3:0 PLL_MULT[3:0] to select EIGHTH rate and 20x MPY (CHANNEL_CONTROL_1 = 0x01FD).
- Serial Configuration
	- Configure the following bits per the desired application
		- 1.9:8 (LOOP_BANDWIDTH[1:0])
		- 2.12:8 (TWPOST1[4:0])
		- 2.7:4 (TWPRE[3:0])
		- 2.3:0 (SWING[3:0])
		- 8.14:12 (EQPRE[2:0])
		- 8.11:10 (CDRTHR[1:0]) = 2'b01
		- 8.9:8 (CDRFMULT $[1:0]$) = 2'b00
- Mode Control
	- Channel synchronization (comma enable) is on by default and the parallel output 10 bit codes are byte aligned.
	- The default MDIO register settings should enable TBI SDR Falling Edge Aligned mode. To use a different parallel IO align mode:
		- If SDR Rising Edge Aligned: write 0x0183 to CHANNEL CONTROL 3 register.
		- If DDR Source Centered: write 0x01C0 to CHANNEL_CONTROL_3 register.
		- If DDR Source Aligned: write 0x01C3 to CHANNEL CONTROL 3 register.
- Enable desired status signals to LOSA and LOSB for real time monitoring per channel. Any number of signals can be enabled at once.
	- If SERDES Rx Loss of Signal condition monitored: write 1'b1 to 6.10 LOS_OVERLAY.
	- If channel synchronization status monitored: write 1'b1 to 6.9 CH_SYNC_OVERLAY.
	- If PLL lock status monitored: write 1'b1 to 6.8 PLL_LOCK_OVERLAY.
	- If SERDES AGC unlock status monitored: write 1'b1 to 7.7 AGCLOCK_OVERLAY.
	- If SERDES AZDONE status monitored: write 1'b1 to 7.6 AZDONE_OVERLAY.
- Check SERDES PLL Status for Locked State
	- Poll 5.0 PLL_LOCK (per channel) until it is asserted (high)
- Toggle ENRX
	- Write 1'b0 to 20.2 (ENRX)
	- Write 1'b1 to 20.2 (ENRX)
- Final CDR Configuration
	- Wait until either AGC_LOCKED asserted or 250M UI
	- Write 8.9:8 (CDRFMULT[1:0]) = 2'b01
	- Poll 5.13 AGC_LOCKED (1'b1) (per channel)
- Issue Data path Reset
	- Write 1'b1 to 4.3 DATAPATH_RESET

[TLK6002](http://focus.ti.com/docs/prod/folders/print/tlk6002.html)

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

- Clear Latched Registers
	- Read 5 CHANNEL_STATUS_1 to clear (per channel)
- Device provisioning has completed at this point
- Periodically Check Device Operational Mode Status (Non-Errored Read Values Shown Below):
	- Read 5 CHANNEL_STATUS_1 and verify the following bits:
		- 5.14 AZ_DONE (1'b1) (per channel)
		- 5.13 AGC_LOCKED (1'b1) (per channel)
		- 5.7 TX_FIFO_UNDERFLOW (1'b0) (per channel)
		- 5.6 TX_FIFO_OVERFLOW (1'b0) (per channel)
		- 5.5 RX_FIFO_UNDERFLOW (1'b0) (per channel)
		- 5.4 RX_FIFO_OVERFLOW (1'b0) (per channel)
		- 5.2 LOS (1'b0) (per channel). This read value is only useful if the serial input is guaranteed to be above 150mVdfpp.
		- 5.1 CHANNEL_SYNC (1'b1) (per channel)
		- 5.0 PLL_LOCK (1'b1) (per channel)

4.18.2 16-Bit Interface Mode (8b/10b Encoder/Decoder Enabled) (All CPRI/OBSAI Rates)

Note: Assume both channel A and channel B have the same setup.

REFCLK frequency = 122.88 MHz, Mode = Transceiver, Parallel Interface = 16-Bit DDR Source Aligned Mode, RXCLK_A/B out = RXBCLK_A/B, Serial Data Rate is CPRI/OBSAI standard rate as shown below.

- Device Pin Setting(s) Pin settings allow for maximum software configurability.
	- Ensure CODEA_EN input pin is Low.
	- Ensure CODEB_EN input pin is Low.
	- Ensure RATE_A[2:0] input pins are 3'b100 (High, Low, Low) to enable software control.
	- Ensure RATE_B[2:0] input pins are 3'b100 (High, Low, Low) to enable software control.
	- Ensure PD_TRXA_N input pin is High.
	- Ensure PD_TRXB_N input pin is High.
	- Ensure PRBS_EN input pin is Low.
	- Ensure REFCLK_A_SEL input pin is Low to enable software control.
	- Ensure REFCLK_B_SEL input pin is Low to enable software control.
- Reset Device
	- Issue a hard or soft reset (RESET_N asserted for at least 10 us -or- Write 1'b1 to 0.15 GLOBAL_RESET) after power supply stabilization.
- Enable MDIO global write so that each MDIO write affects both channels to shorten provisioning time
	- Write 1'b1 to 0.11 GLOBAL_WRITE
- Clock Configuration
	- Select Channel A SERDES REFCLK input (Default = REFCLK_0_P/N)
		- If REFCLK_0_P/N used Write 1'b0 to 0.1 REFCLK_A_SEL
		- If REFCLK 1 P/N used Write 1'b1 to 0.1 REFCLK A SEL
	- Select Channel B SERDES REFCLK input (Default = REFCLK_0_P/N)
		- If REFCLK_0_P/N used Write 1'b0 to 0.0 REFCLK_B_SEL
		- If REFCLK 1 P/N used Write 1'b1 to 0.0 REFCLK B SEL
- Data Rate Setting (select one of the following 8 cases)
	- $-$ If serial data rate is 6144.00Mbps: Write 2'b00 to 1.7:6 RATE TX[1:0], write 2'b00 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select FULL rate and 25x MPY $(CHANNEL_CONTROL_1 = 0x010E).$
	- $-$ If serial data rate is 4915.20Mbps: Write 2'b00 to 1.7:6 RATE TX[1:0], write 2'b00 to 1.5:4 RATE_RX[1:0], write 4'b1101 to 1.3:0 PLL_MULT[3:0] to select FULL rate and 20x MPY $(CHANNEL$ _CONTROL_1 = 0x010D).
	- If serial data rate is 3072.00Mbps: Write 2'b01 to 1.7:6 RATE_TX[1:0], write 2'b01 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select HALF rate and 25x MPY $(CHANNEL_CONTROL_1 = 0x015E).$
	- $-$ If serial data rate is 2457.60Mbps: Write 2'b01 to 1.7:6 RATE TX[1:0], write 2'b01 to 1.5:4 RATE_RX $[1:0]$, write 4'b1101 to 1.3:0 PLL_MULT $[3:0]$ to select HALF rate and 20x MPY $(CHANNEL_CONTROL_1 = 0x015D)$.
	- If serial data rate is 1536.00Mbps: Write 2'b10 to 1.7:6 RATE_TX[1:0], write 2'b10 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select QUARTER rate and 25x MPY $(CHANNEL$ _CONTROL_1 = 0x01AE).
	- $-$ If serial data rate is 1228.80Mbps: Write 2'b10 to 1.7:6 RATE TX[1:0], write 2'b10 to 1.5:4 RATE_RX[1:0], write 4'b1101 to 1.3:0 PLL_MULT[3:0] to select QUARTER rate and 20x MPY (CHANNEL CONTROL $1 = 0x01AD$).
	- If serial data rate is 768.00Mbps: Write 2'b11 to 1.7:6 RATE_TX[1:0], write 2'b11 to 1.5:4 RATE_RX[1:0], write 4'b1110 to 1.3:0 PLL_MULT[3:0] to select EIGHTH rate and 25x MPY (CHANNEL CONTROL $1 = 0x01FE$).
	- If serial data rate is 614.40Mbps: Write 2'b11 to 1.7:6 RATE_TX[1:0], write 2'b11 to 1.5:4

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

NSTRUMENTS

Texas

RATE_RX[1:0], write 4'b1101 to 1.3:0 PLL_MULT[3:0] to select EIGHTH rate and 20x MPY (CHANNEL_CONTROL_1 = 0x01FD).

- Serial Configuration
	- Configure the following bits per the desired application
		- \bullet 1.9:8 (LOOP BANDWIDTH[1:0])
		- 2.12:8 (TWPOST1[4:0])
		- 2.7:4 (TWPRE[3:0])
		- 2.3:0 (SWING[3:0])
		- 8.14:12 (EQPRE[2:0])
		- 8.11:10 (CDRTHR[1:0]) = 2'b01
		- 8.9:8 (CDRFMULT[1:0]) = $2'$ b00
- Mode Control
	- Channel synchronization (comma enable) is on by default and the parallel output 9 bit codes are byte aligned.
	- Write 1'b1 to 3.3 ENCODE_ENABLE
	- Write 1'b1 to 3.2 DECODE ENABLE
	- Set the DDR Source Aligned Mode
		- Write 1'b1 to 3.6 DDR_ENABLE
		- Write 1'b1 to 3.1 TX_EDGE_MODE to select Transmit DDR Source Aligned Mode
		- Write 1'b1 to 3.0 RX EDGE MODE to select Receive DDR Source Aligned Mode
- If a different parallel IO align mode used:
	- If SDR Falling Edge Aligned: write 0x018C to CHANNEL_CONTROL_3 register.
	- If SDR Rising Edge Aligned: write 0x018F to CHANNEL_CONTROL_3 register.
	- If DDR Source Centered: write 0x01CC to CHANNEL_CONTROL_3 register.
- Enable desired status signals to LOSA and LOSB for real time monitoring per channel. Any number of signals can be enabled at once.
	- If SERDES Rx Loss of Signal condition monitored: write 1'b1 to 6.10 LOS_OVERLAY.
	- If channel synchronization status monitored: write 1'b1 to 6.9 CH_SYNC_OVERLAY.
	- If PLL lock status monitored: write 1'b1 to 6.8 PLL_LOCK_OVERLAY.
	- If invalid code word status monitored: write 1'b1 to 6.3 INVALID_CODE_OVERLAY
	- If SERDES AGC unlock status monitored: write 1'b1 to 7.7 AGCLOCK_OVERLAY.
	- If SERDES AZDONE status monitored: write 1'b1 to 7.6 AZDONE_OVERLAY.
- Check SERDES PLL Status for Locked State
	- Poll 5.0 PLL_LOCK (per channel) until it is asserted (high).
- Toggle ENRX
	- Write 1'b0 to 20.2 (ENRX)
	- Write 1'b1 to 20.2 (ENRX)
- Final CDR Configuration
	- Wait until either AGC_LOCKED asserted or 250M UI
	- Write 8.9:8 (CDRFMULT[1:0]) = 2'b01
	- Poll 5.13 AGC_LOCKED (1'b1) (per channel)
- Issue Data path Reset
	- Write 1'b1 to 4.3 DATAPATH_RESET
- Clear Latched Registers
	- Read 5 CHANNEL_STATUS_1 to clear all (per channel)
	- Read 14.15:0 ERROR_COUNTER to clear (per channel)
- Device provisioning has completed at this point
- Periodically Check Device Operational Mode Status (Non-Errored Read Values Shown Below):
	- Read 5 CHANNEL_STATUS_1 and verify the following bits:
		- 5.14 AZ_DONE (1'b1) (per channel)
		- 5.13 AGC_LOCKED (1'b1) (per channel)
		- 5.9 ENCODE_INVALID (1'b0) (per channel)
		- 5.8 DECODE INVALID (1'b0) (per channel)
		- 5.7 TX FIFO UNDERFLOW (1'b0) (per channel)
		- 5.6 TX_FIFO_OVERFLOW (1'b0) (per channel)
		- 5.5 RX_FIFO_UNDERFLOW (1'b0) (per channel)
		- 5.4 RX_FIFO_OVERFLOW (1'b0) (per channel)
		- 5.2 LOS (1'b0) (per channel). This read value is only useful if the serial input is guaranteed to be above 150mVdfpp.
		- 5.1 CHANNEL SYNC (1'b1) (per channel)
		- 5.0 PLL LOCK (1'b1) (per channel)
	- Read 14.15:0 ERROR_COUNTER[15:0] and verify it is 0 (per channel)

4.19 JITTER TEST PATTERN GENERATION AND VERIFICATION PROCEDURES

Use one of the following procedures to generate and verify the respective test patterns. It is assumed that an appropriate external cable has been connected between serial outputs and serial inputs. No external parallel side connections are necessary.

4.19.1 IEEE802.3 Clause 36A Based Continuous Random Pattern (CRPAT) Long/Short Test Pattern:

- Reset Device:
	- Issue a hard or soft reset (RESET_N asserted –or- Write 1 to 0.15 GLOBAL_RESET)
- Select SERDES Reference Clock Input:
	- If REFCLK_0_P/N used Ensure REFCLK_A_SEL (or REFCLK_B_SEL if channel B is used) primary input pin is low
	- If REFCLK_1_P/N used Ensure REFCLK_A_SEL (or REFCLK_B_SEL if channel B is used) primary input pin is high
- Ensure a legal reference clock operation frequency is selected based on Appendix B (Continuous Rate Device Configuration), and provision CHANNEL_CONTROL_1 register accordingly.
- Serial Configuration
	- Configure the following bits per the desired application:
		- 1.9:8 (LOOP_BANDWIDTH[1:0])
		- 2.12:8 (TWPOST1[4:0])
		- 2.7:4 (TWPRE[3:0])
		- 2.3:0 (SWING[3:0])
		- 8.14:12 (EQPRE[2:0])
		- 8.11:10 (CDRTHR[1:0]) = 2'b01
		- 8.9:8 (CDRFMULT[1:0]) = 2'b00
		- 1.3:0 PLL_MULT[3:0]
		- 1.7:6 RATE_TX[1:0] (CRPAT supported only in half/quarter/eighth rate modes
	- 1.5:4 RATE_RX[1:0] (CRPAT supported only in half/quarter/eighth rate modes).
- Check SERDES PLL Status for Locked State
	- Poll 5.0 PLL_LOCK (per channel) until it is asserted (high).
- Toggle ENRX
	- Write 1'b0 to 20.2 (ENRX)

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

- Write 1'b1 to 20.2 (ENRX)
- Select Test Pattern:
	- If CRPAT Long Pattern is desired:
		- Write 3'b011 to 7.10:8 TEST_PATTERN_SEL[2:0]
	- If CRPAT Short Pattern is desired:
		- Write 3'b100 to 7.10:8 TEST_PATTERN_SEL[2:0]
- Enable Test Pattern Generation:
	- Write 1'b1 to 7.13 TP_GEN_EN
	- Poll 5.13 AGC_LOCKED (1'b1) (per channel)
- Final CDR Configuration
	- Wait until either AGC_LOCKED asserted or 250M UI
	- Write 8.9:8 (CDRFMULT[1:0]) = 2'b01
	- Poll 5.13 AGC_LOCKED (1'b1) (per channel)
- Issue Data path Reset
	- Write 1'b1 to 4.3 DATAPATH_RESET
- Enable Test Pattern Verification:
	- Write 1'b1 to 7.12 TP_VERIFY_EN
- Clear Counters:
	- Read 14.15:0 ERROR_COUNTER[15:0] and discard the value.
- Verify Test In Progress:
	- Poll 5.12 TP_STATUS until asserted.
- The pattern verification is now in progress.
- Verify Error Free Operation (as many times as desired during the duration of the test period):
	- Read 14.15:0 ERROR_COUNTER[15:0], and verify 16'h0000 is read to confirm error free operation.

If more than one test is specified results are unpredictable.

If another test type is desired, begin at the first step of that procedure.

[TLK6002](http://focus.ti.com/docs/prod/folders/print/tlk6002.html)

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

4.19.2 PRBS TEST GENERATION AND VERIFICATION PROCEDURES

Use one of the following procedures to generate and verify the respective PRBS test patterns. It is assumed that an appropriate external cable has been connected between serial outputs and serial inputs. No external parallel side connections are necessary.

4.19.2.1 2⁷ -1 / 2²³-1 / 2³¹-1 PRBS Register Based Testing

- Note: PRBS TX does not support eighth rate mode.
- Reset Device:
	- Issue a hard or soft reset (RESET_N asserted -or- Write 1 to 0.15 GLOBAL_RESET)
- Select SERDES Reference Clock Input:
	- If REFCLK_0_P/N used Ensure REFCLK_A_SEL (or REFCLK_B_SEL if channel B is used) primary input pin is low
	- If REFCLK_1_P/N used Ensure REFCLK_A_SEL (or REFCLK_B_SEL if channel B is used) primary input pin is high
- Ensure a legal reference clock operation frequency is selected based on Appendix B (Continuous Rate Device Configuration), and provision CHANNEL_CONTROL_1 register accordingly. **(Note: Eighth Rate TX Is Not Supported)**.
- Serial Configuration
	- Configure the following bits per the desired application:
		- 1.9:8 (LOOP_BANDWIDTH[1:0])
		- 2.12:8 (TWPOST1[4:0])
		- 2.7:4 (TWPRE[3:0])
		- 2.3:0 (SWING[3:0])
		- 8.14:12 (EQPRE[2:0])
		- 8.11:10 (CDRTHR[1:0]) = 2'b01
		- $8.9:8$ (CDRFMULT[1:0]) = 2'b00
		- 1.3:0 PLL_MULT[3:0]
		- 1.7:6 RATE_TX[1:0]
		- 1.5:4 RATE_RX[1:0]
- Check SERDES PLL Status for Locked State
	- Poll 5.0 PLL LOCK (per channel) until it is asserted (high).
- Toggle ENRX
	- Write 1'b0 to 20.2 (ENRX)
	- Write 1'b1 to 20.2 (ENRX)
- Select Test Pattern:
	- If 2⁷-1 PRBS Pattern is desired:
		- Write 3'b101 to 7.10:8 TEST_PATTERN_SEL[2:0]
	- $-$ If 2²³-1 PRBS Pattern is desired:
		- Write 3'b110 to 7.10:8 TEST_PATTERN_SEL[2:0]
	- $-$ If 2^{31} -1 PRBS Pattern is desired:
		- Write 3'b111 to 7.10:8 TEST_PATTERN_SEL[2:0]
- Enable Test Pattern Generation:
	- Write 1'b1 to 7.13 TP_GEN_EN
- Final CDR Configuration
	- Wait until either AGC_LOCKED asserted or 250M UI
	- Write 8.9:8 (CDRFMULT[1:0]) = 2'b01
	- Poll 5.13 AGC_LOCKED (1'b1) (per channel)
- Issue Data path Reset

- Write 1'b1 to 4.3 DATAPATH_RESET
- Enable Test Pattern Verification:
	- Write 1'b1 to 7.12 TP_VERIFY_EN
- The pattern verification is now in progress.
- PRBSA_PASS contains a real time output that when low indicates the input PRBS pattern on RXAP/N contains error.
- PRBSB PASS contains a real time output that when low indicates the input PRBS pattern on RXBP/N contains error.
- The following steps can be performed if the number of errors needs to be monitored:
	- Read 14.15:0 ERROR_COUNTER[15:0] and discard the value.
	- Read 14.15:0 ERROR_COUNTER[15:0], and verify 16'h0000 is read to confirm error free operation. (as many times as desired during the duration of the test period)

4.19.2.2 2⁷ -1 / 2²³-1 / 2³¹-1 PRBS Pin Based Testing

- Note: PRBS TX does not support eighth rate mode.
- Device Pin Setting(s):
	- Ensure PRBS_EN primary input pin is high.
	- PRBS Selection
		- PRBS 2^{31} -1 will be selected by default.
- Reset Device:
	- Issue a hard or soft reset (RESET_N asserted –or- Write 1 to 0.15 GLOBAL_RESET)
- Select SERDES Reference Clock Input:
	- If REFCLK_0_P/N used Ensure REFCLK_A_SEL (or REFCLK_B_SEL if channel B is used) primary input pin is low
	- If REFCLK_1_P/N used Ensure REFCLK_A_SEL (or REFCLK_B_SEL if channel B is used) primary input pin is high
- Ensure a legal reference clock operation frequency is selected based on Appendix B (Continuous Rate Device Configuration), and provision CHANNEL_CONTROL_1 register accordingly. **(Note: Eighth Rate TX Is Not Supported).**
- Serial Configuration
	- Configure the following bits per the desired application:
		- \bullet 1.9:8 (LOOP_BANDWIDTH[1:0])
		- 2.12:8 (TWPOST1[4:0])
		- 2.7:4 (TWPRE[3:0])
		- 2.3:0 (SWING[3:0])
		- 8.14:12 (EQPRE[2:0])
		- 8.11:10 (CDRTHR[1:0]) = 2'b01
		- 8.9:8 (CDRFMULT[1:0]) = 2'b00
		- 1.3:0 PLL_MULT[3:0]
		- 1.7:6 RATE_TX[1:0]
		- 1.5:4 RATE_RX[1:0]
- Check SERDES PLL Status for Locked State
	- Poll 5.0 PLL_LOCK (per channel) until it is asserted (high).
- Toggle ENRX
	- Write 1'b0 to 20.2 (ENRX)
	- Write 1'b1 to 20.2 (ENRX)
- Select Test Pattern if either 2^7 -1 or 2^{23} -1 PRBS Pattern is desired. Skip this step if 231-1 PRBS Pattern is desired.
- If 2⁷-1 PRBS Pattern is desired:
	- Write 3'b101 to 7.10:8 TEST_PATTERN_SEL[2:0]
- $-$ If 2²³-1 PRBS Pattern is desired:
	- Write 3'b110 to 7.10:8 TEST_PATTERN_SEL[2:0]
- Final CDR Configuration
	- Wait until either AGC_LOCKED asserted or 250M UI
	- Write 8.9:8 (CDRFMULT[1:0]) = 2'b01
	- Poll 5.13 AGC_LOCKED (1'b1) (per channel)
- Issue Data path Reset
	- Write 1'b1 to 4.3 DATAPATH_RESET
- The pattern verification is now in progress.
- PRBSA_PASS contains a real time output that when low indicates the input PRBS pattern on RXAP/N contains error.
- PRBSB PASS contains a real time output that when low indicates the input PRBS pattern on RXBP/N contains error.
- The following steps can be performed if the number of errors needs to be monitored:
	- Read 14.15:0 ERROR_COUNTER[15:0] and discard the value.
	- Read 14.15:0 ERROR_COUNTER[15:0], and verify 16'h0000 is read to confirm error free operation. (as many times as desired during the duration of the test period)

4.20 PACKAGE DISSIPATION RATINGS

The following tables detail the thermal characteristics of the TLK6002 package.

Table 4-2. Package Thermal Characteristics

Note: Custom Typical Application Board Characteristics:

- \cdot 10 x 15 inches
- 12 layer
	- 8 power/ground layers 95% copper (1oz)
	- 4 signal layers 20% copper (1oz)

 $\Psi_{JB} = (T_J - T_B)/(Total$ Device Power Dissipation)

- $T_{\rm J}$ = Device Junction Temperature
- T_B = Temperature of PCB 1mm from device edge.
- $\Psi_{JT} = (T_J T_C)/(Total$ Device Power Dissipation)
	- T_{J} = Device Junction Temperature
	- T_C = Hottest temperature on the case of the package

4.21 Device Total Worst Case Power Dissipation

The following table details the worst case total device power dissipation:

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

Table 4-3. Device Worst Case Total Power Dissipation

The test conditions for above data are: two channels active in transceiver mode, parallel/serial loopback connections installed external to the device, CRPAT Long data pattern, all unlisted power supplies at 1.05V, and T=85C.

Device Errata:

If VDDQ power supply ramp leads DVDD, the following items must be noted:

- 1. Register 0x0F usage is not possible
- 2. CS_N/GPI1/SDI/SDO/DCI signals are not usable (left unconnected)
- 3. Register 28.14 must be asserted manually for CLK_OUT_P/N normal operation

5 Appendix A – Application Board Supply Recommendations

Nominal Board Voltages Required: 1.0V, and either 1.5 or 1.8V

Ground - Connect all device grounds together on the application board (DGND, AGND)

1.0V – Bulk Decoupled

- 1. Ferrite Bead \rightarrow DVDD (Locally Decoupled)
- 2. Ferrite Bead \rightarrow AVDD / VDDT / VDDD (Locally Decoupled)

1.5V or 1.8V – Bulk Decoupled

- 1. Ferrite Bead \rightarrow VDDQA/B (Locally Decoupled)
- 2. Ferrite Bead \rightarrow VDDRA, VDDRB (Separate, Locally Decoupled)
- 3. Ferrite Bead → VDDO1,VDDO2,VDDO3 (Locally Decoupled)

VREF* can be generated using 1k resistors between VDDQA/B and DGND, and should be locally decoupled.

Note: Ferrite beads should have high impedance near the fundamental frequency that the parallel data is running at.

Note: Bulk decoupling prior to the ferrite beads required in order to decouple noise from power source. This decoupling will be determined by your power source and what frequencies of noise it creates.

Note: For close to device localized decoupling (after ferrite beads), 1.0µF and 0.1µF caps should be placed on the pins of the device on the back side of the board.

It is strongly recommended that TI review relevant pages of your application board schematics and layout before fabrication to ensure first pass success.

6 Appendix B – Continuous Rate Device Configuration

The REFCLK needed based on a particular SERDES configuration is as follows: SERDES Reference Clock = (Rate Scale) × (Serial Bit Rate) / (Serdes Multiplier) Note that [Table 6-1](#page-87-0) indicates legal ranges for each setting.

Table 6-1. Continuous Rate SERDES Configuration Settings

Serial performance is optimal when the highest reference clock and lowest SERDES multiplier is chosen for a given application rate.

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

7 Appendix C – 8b/10B Control Characters Supported

[Table 7-1](#page-88-0) contains 8b/10b control characters are valid and are supported in TLK6002.

The K28.7 usage is not advised as comma characters can be created on non-symbol boundaries without depending upon adjacent characters.

Further detail on 8b/10b encoding/decoding of data characters can be found in IEEE802.3-2002 Clause 36.

CONTROL CHARACTER	DATA BYTE	CONTAINS COMMA CHARACTER
K28.0	0x1C	
K28.1	0x3C	Υ
K28.2	0x5C	
K _{28.3}	0x7C	
K28.4	0x9C	
K28.5	0xBC	Υ
K28.6	0xDC	
K28.7	0xFC	Υ
K _{23.7}	0xF7	
K27.7	0xFB	
K29.7	0xFD	
K30.7	0xFE	

Table 7-1. 8b/10b Control Characters Supported

8 Appendix D – Device Latency Specification

The following tables show the absolute device latency in each operation mode.

Table 8-1. Device Absolute Transmit Latency – SDR and DDR Modes

SDR TRANSMIT ABSOLUTE LATENCY (Serial Bit Times)

www.ti.com SLLSE34A–MAY 2010–REVISED AUGUST 2010

[Table 8-3](#page-91-0) show the static latency variance. Note that static latency variation is the difference in absolute latency values possible across device reset/power ups.

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

Table 8-3. Device Static Latency Variance

[Table 8-4](#page-91-1) shows the device dynamic latency variance. Note that the dynamic latency variation is the difference in latency when voltage and temperature are varied for a particular absolute static latency, after traffic (including channel synchronization) has been established. The dynamic latency variance numbers do not include phase movement between the parallel input clocks and input reference clocks.

9 Appendix E – Device Test Modes

This device can be placed into one of the four modes: functional mode including JTAG testing mode, scan 1 testing mode, scan 2 testing mode, and Cooper/eFuse testing mode. The scan 1, scan 2 and Cooper/eFuse testing modes are for TI use only, and may be ignored by external users of this device.

Table 9-1. Device Mode Configuration

Table 9-2. Device Test Mode Pin Configuration

SLLSE34A–MAY 2010–REVISED AUGUST 2010 **www.ti.com**

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS INSTRUMENTS

www.ti.com 5-Jan-2022

PACKAGE MATERIALS INFORMATION

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

ZEU (S-PBGA-N324)

PLASTIC BALL GRID ARRAY

 A All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. В.
- Thermally enhanced molded plastic package with heat slug (HSL). C.
- D. This is a Pb-free solder ball design

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated