

 Document Number: MMA52xxLW Rev. 1, 03/2014

## $\sqrt{\textsf{RoHS}}$



# **Xtrinsic MMA52xxLW PSI5 Inertial Sensor**

The MMA52xxLW family, a SafeAssure solution, includes the AKLV27 and PSI5 Version 1.3 compatible overdamped X-axis satellite accelerometers.

#### **Features**

- ±60g to ±480g Full-Scale Range
- Selectable 400 Hz, 3 Pole, or 4 pole Low-Pass Filter
- Single Pole High Pass Filter with Fast Startup and Output Rate Limiting
- PSI5 Version 1.3 Compatible
	- PSI5-P10P-500/3L Compatible
	- Programmable Time Slots with 0.5 µs Resolution
	- Selectable Baud Rate: 125 kBaud or 190.5 kBaud
	- Selectable Data Length: 8 or 10 bits
	- Selectable Error Detection: Even Parity, or 3-bit CRC
	- Optional Daisy Chain with External Low-Side Switch
	- Two-Wire Programming Mode
- 16  $\mu$ s Internal Sample Rate, with Interpolation to 1  $\mu$ s
- Pb-Free 16-Pin QFN, 6 x 6 Package
- Qualified AECQ100, Revision G, Grade 1 (-40 $\degree$ C to +125 $\degree$ C) (http://www.aecouncil.com/)

#### **Typical Applications**

• Airbag Front and Side Crash Detection















#### **Figure 1. Application Diagram**

<span id="page-1-0"></span>**Table 1. External Component Recommendations**

<b>Ref Des</b>	<b>Type</b>	<b>Description</b>	<b>Purpose</b>
C <sub>1</sub>	Ceramic	2.2 nF, 10%, 50V minimum, X7R	V <sub>CC</sub> Power Supply Decoupling and Signal Damping
C <sub>3</sub>	Ceramic	470 pF, 10%, 50V minimum, X7R	I <sub>DATA</sub> Filtering and Signal Damping
C <sub>2</sub>	Ceramic	15 nF, 10%, 50V minimum, X7R	V <sub>CC</sub> Power Supply Decoupling
C4, C5, C6	Ceramic	1 µF, 10%, 10V minimum, X7R	Voltage Regulator Output Capacitor(s)
R1	General Purpose	$82\Omega$ , 5%, 200 PPM	V <sub>CC</sub> Filtering and Signal Damping
R <sub>2</sub>	General Purpose	$27\Omega$ , 5%, 200 PPM	I <sub>DATA</sub> Filtering and Signal Damping
R <sub>3</sub>	General Purpose	20 k $\Omega$ , 5%, 200 PPM	Gate Resistor for External Low-Side Daisy Chain FET
M1	N-Channel MOSFET		Low-Side Daisy Chain Transistor



EARTH GROUND







**Figure 3. Internal Block Diagram**



## **1 Pin Connections**





#### **Table 2. Pin Description**



![](_page_4_Picture_0.jpeg)

## <span id="page-4-0"></span>**2 Electrical Characteristics**

## **2.1 Maximum Ratings**

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

![](_page_4_Picture_535.jpeg)

## **2.2 Operating Range**

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$ ,  $T_L \leq T_A \leq T_H$ ,  $\Delta T \leq 25$  K/min, unless otherwise specified.

![](_page_4_Picture_536.jpeg)

![](_page_5_Picture_0.jpeg)

## **2.3 Electrical Characteristics - Supply and I/O**

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$ ,  $T_L \leq T_A \leq T_H$ ,  $\Delta T \leq 25$  K/min, unless otherwise specified.

![](_page_5_Picture_756.jpeg)

![](_page_6_Picture_0.jpeg)

## <span id="page-6-0"></span>**2.4 Electrical Characteristics - Sensor And Signal Chain**

 $\mathsf{V_L} \leq (\mathsf{V_{CC}} \cdot \mathsf{V_{SS}}) \leq \mathsf{V_H},\, \mathsf{T_L} \leq \mathsf{T_A} \leq \mathsf{T_H},\, \Delta \mathsf{T} \leq 25$  K/min, unless otherwise specified.

![](_page_6_Picture_953.jpeg)

## <span id="page-6-1"></span>**2.5 Electrical Characteristics - Self-Test and Overload**

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H$ ,  $T_L \leq T_A \leq T_H$ ,  $\Delta T \leq 25$  K/min, unless otherwise specified.

![](_page_6_Picture_954.jpeg)

![](_page_7_Picture_0.jpeg)

## <span id="page-7-0"></span>**2.6 Dynamic Electrical Characteristics - PSI5**

 $\mathsf{V_L}\leq(\mathsf{V_{CC}}\cdot \mathsf{V_{SS}})\leq \mathsf{V_H},\,\mathsf{T_L}\leq \mathsf{T_A}\leq \mathsf{T_H},\,\Delta\mathsf{T}\leq 25$  K/min, unless otherwise specified

![](_page_7_Picture_1434.jpeg)

![](_page_8_Picture_0.jpeg)

## <span id="page-8-0"></span>**2.7 Dynamic Electrical Characteristics - Signal Chain**

 $\mathsf{V_L}\leq(\mathsf{V_{CC}}\cdot \mathsf{V_{SS}})\leq \mathsf{V_H},\,\mathsf{T_L}\leq \mathsf{T_A}\leq \mathsf{T_H},\,\Delta\mathsf{T}\leq 25$  K/min, unless otherwise specified

![](_page_8_Picture_911.jpeg)

![](_page_9_Picture_0.jpeg)

## **2.8 Dynamic Electrical Characteristics - Supply and SPI**

 $V_1 \leq (V_{CC} - V_{SS}) \leq V_H$ ,  $T_1 \leq T_A \leq T_H$ ,  $\Delta T \leq 25$  K/min, unless otherwise specified

![](_page_9_Picture_867.jpeg)

1. Parameters tested 100% at final test.

2. Parameters tested 100% at wafer probe.

3. Verified by characterization

4. \* Indicates critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A.

9. Verified by simulation.

10. N/A.

11. Measured at  $V_{CC}$  pin;  $V_{SYNC}$  guaranteed across full  $V_{IDLE}$  range.

12. Self-Test repeats on failure up to a ST\_RPT<sub>MAX</sub> times before transmitting Sensor Error Message.

13. N/A.

14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15. Filter cutoff frequencies are directly dependent upon the internal oscillator frequency.

![](_page_10_Picture_0.jpeg)

![](_page_10_Figure_1.jpeg)

![](_page_10_Figure_2.jpeg)

<span id="page-10-0"></span>![](_page_10_Figure_3.jpeg)

![](_page_10_Figure_4.jpeg)

![](_page_10_Figure_5.jpeg)

<span id="page-10-1"></span>**Figure 7. Serial Interface Timing**

## **3 Functional Description**

## **3.1 User Accessible Data Array**

A user accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block, an OTP user programmable block, and read only registers for device status. The OTP blocks incorporate independent error detection circuitry for fault detection (reference [Section 3.2](#page-18-0)). Portions of the factory programmable array are reserved for factory-programmed trim values. The user accessible data is shown in [Table 3.](#page-11-0)

![](_page_11_Picture_257.jpeg)

#### <span id="page-11-0"></span>**Table 3. User Accessible Data**

Type codes

F: Freescale programmed OTP location

U: User programmable OTP location via PSI5

R: Readable register via PSI5

### **3.1.1 Device Serial Number Registers**

A unique serial number is programmed into the serial number registers of each device during manufacturing. The serial number is composed of the following information:

![](_page_11_Picture_258.jpeg)

Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the factory programmed OTP CRC verification. Reference [Section 3.2.1](#page-18-1) for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

![](_page_12_Picture_0.jpeg)

## **3.1.2 Factory Configuration Register (DEVCFG1)**

The factory configuration register is a factory programmed, read only register which contains user specific device configuration information. The factory configuration register is included in the factory programmed OTP CRC verification.

![](_page_12_Picture_296.jpeg)

### **3.1.2.1 Axis Indication Bit (AXIS)**

The axis indication bit indicates the axes of sensitivity as shown below. This bit is factory programmed.

![](_page_12_Picture_297.jpeg)

#### **3.1.2.2 Range Indication Bits (RNG[2:0])**

The range indication bits are factory programmed and indicate the full-scale range of the device as shown below.

![](_page_12_Picture_298.jpeg)

## **3.1.3 Device Configuration 2 Register (DEVCFG2)**

Device configuration register 2 is a user programmable OTP register that contains device configuration information.

![](_page_12_Picture_299.jpeg)

## **3.1.3.1 User Configuration Lock Bit (LOCK\_U)**

The LOCK\_U bit allows the user to prevent writes to the user configuration array once programming is completed.

If the LOCK U bit is written to '1' when a PSI5 "Execute Programming of NVM" command is executed, the LOCK U OTP bit will be programmed. Upon completion of the OTP programming, an OTP readout will be executed, locking the array from future OTP writes. The User Programmable OTP Array Error Detection Verification is also activated (Reference [Section 3.2.2](#page-18-2)).

![](_page_13_Picture_0.jpeg)

## **3.1.3.2 PCM Enable Bit (PCM)**

The PCM bit enables the PCM output pin. When the PCM bit is set, the PCM output pin is active and outputs a Pulse Code Modulated signal proportional to the acceleration response. Reference [Section 3.5.3.7](#page-30-0) for more information regarding the PCM output. When the PCM bit is cleared, the PCM output pin is actively pulled low.

![](_page_13_Picture_169.jpeg)

#### <span id="page-13-2"></span>**3.1.3.3 Sync Pulse Pulldown Enable Bit (SYNC\_PD)**

The sync pulse pulldown enable bit selects if the sync pulse pulldown is enabled once a sync pulse is detected. Reference [Section 4.2.1.2](#page-34-1) for more information regarding the sync pulse pulldown.

![](_page_13_Picture_170.jpeg)

If Daisy Chain Mode is enabled, the Sync Pulse Pulldown is enabled as listed below:

![](_page_13_Picture_171.jpeg)

## **3.1.3.4 Latency Selection Bit (LATENCY)**

The latency selection bit selects between one of two data latency methods to accommodate synchronized sampling or simultaneous sampling. Reference [Section 4.5](#page-42-1) for more information regarding latency and data synchronization.

![](_page_13_Picture_172.jpeg)

#### <span id="page-13-1"></span>**3.1.3.5 Data Size Selection Bit (DATASIZE)**

The data size selection bit selects one of two data lengths for the PSI5 response message as shown below.

![](_page_13_Picture_173.jpeg)

### <span id="page-13-0"></span>**3.1.3.6 PSI5 Sync Pulse Blanking Time Selection Bit (BLANKTIME)**

The PSI5 sync pulse blanking time selection bit selects the timing for ignoring sync pulses after successful reception of a sync pulse. Reference [Section 4.2.1.1](#page-33-0) for details regarding sync pulse detection and blanking.

![](_page_13_Picture_174.jpeg)

![](_page_14_Picture_0.jpeg)

## <span id="page-14-2"></span>**3.1.3.7 PSI5 Response Message Error Detection Selection Bit (P\_CRC)**

The PSI5 response message error detection selection bit selects either even parity, or a 3-Bit CRC for error detection of the PSI5 response message. Reference [Section 4.3.3](#page-35-0) for details regarding response message error detection.

![](_page_14_Picture_154.jpeg)

**Note:** The PSI5 specification recommends parity for data lengths of 10 bits or less.

#### <span id="page-14-3"></span>**3.1.3.8 Baud Rate Selection Bit (BAUD)**

The baud rate selection bit selects one of two PSI5 baud rates as shown below. Reference [Section 2.6](#page-7-0) for baud rate timing specifications.

![](_page_14_Picture_155.jpeg)

### <span id="page-14-1"></span>**3.1.4 Device Configuration Registers (DEVCFG3, DEVCFG4, DEVCFG5)**

Device configuration registers 3, 4, and 5 are user programmable OTP registers which contain device configuration information.

![](_page_14_Picture_156.jpeg)

#### **3.1.4.1 PSI5 Transmission Mode Selection Bits (TRANS\_MD[1:0])**

The PSI5 transmission mode selection bits select the PSI5 transmission mode as shown below.

![](_page_14_Picture_157.jpeg)

#### <span id="page-14-0"></span>**3.1.4.2 Low-Pass Filter Selection Bit (LPF[1:0])**

The low-pass filter selection bits select the low-pass filter for the acceleration signal as described below:

![](_page_14_Picture_158.jpeg)

![](_page_15_Picture_0.jpeg)

## <span id="page-15-0"></span>**3.1.4.3 TimeSlot Selection Bits (TIMESLOTx[9:0])**

The timeslot selection bits select the time slot(s) to be used for data transmission. Reference [Section 4.5](#page-42-1) for details regarding PSI5 transmission modes and time slots. Accepted time slot values are 0.5 us to 511.5 us in 0.5 us increments. Care must be taken to prevent from programming time slots which violate the PSI5 Version 1.3 specification, or time slots which will cause data contention.

![](_page_15_Picture_209.jpeg)

**Note:** TIMESLOTB is only used for Synchronous Double Sample Rate Mode and 16-Bit Resolution Mode.

## **3.1.5 Device Configuration Registers 6, 7, and 8 (DEVCFG6, DEVCFG7, DEVCFG8)**

Device configuration registers 6, 7 and 8 are user programmable OTP registers which contain device configuration and user specific manufacturing information. The user specific manufacturing information bits have no impact on the performance, but are transmitted during the PSI5 initialization phase 2 in 10-bit mode.

![](_page_15_Picture_210.jpeg)

## **3.1.5.1 Initialization Phase 2 Data Extension Bit (INIT2\_EXT)**

The initialization phase 2 data extension bit enables or disables data transmission in data fields D27 through D32 of PSI5 Initialization Phase 2 as shown below.

![](_page_15_Picture_211.jpeg)

### **3.1.5.2 Asynchronous Mode Bit (ASYNC)**

The asynchronous mode bit enables asynchronous data transmission as described in [Section 3.1.4.3.](#page-15-0)

### **3.1.5.3 User Sensing Direction (U\_DIR[1:0])**

The user sensing direction registers are user programmable OTP registers which contain the module level sensing direction. This data is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in [Section 4.4.2.1.](#page-39-0)

![](_page_15_Picture_212.jpeg)

## **3.1.5.4 User Product Revision (U\_REV[3:0])**

The user product revision registers are user programmable OTP registers which contain the module production revision. The device supports up to 16 product revisions. This data is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in [Section 4.4.2.1.](#page-39-0)

![](_page_16_Picture_0.jpeg)

## <span id="page-16-0"></span>**3.1.5.5 User Production Date Information (YEAR[3:0], MONTH[3:0], DAY[4:0)**

The user production date information registers are user programmable OTP registers which contain the module production date. The table below shows the relationship between the stored values and the production date.

![](_page_16_Picture_206.jpeg)

The Julian date value is transmitted to the main ECU during PSI5 initialization phase 2 in 10-bit mode, as described in [Section 4.4.2.2.](#page-40-1)

### **3.1.5.6 User Specific Data (UD[2:0])**

The user specific data bits are user programmable OTP bits. These bits have no impact on device operation or performance.

![](_page_17_Picture_0.jpeg)

## **3.1.6 Status Check Register (SC)**

The status check register is a read-only register containing device status information.

![](_page_17_Picture_135.jpeg)

#### **3.1.6.1 Test Mode Flag (TM\_B)**

The test mode bit is cleared if the device is in test mode.

![](_page_17_Picture_136.jpeg)

#### **3.1.6.2 Internal Data Error Flag (IDEN\_B)**

The internal data error bit is cleared if a register data error detection mismatch is detected in the user accessible OTP array. A device reset is required to clear the error.

![](_page_17_Picture_137.jpeg)

#### **3.1.6.3 Offset Cancellation Init Status Flag (OC\_INIT\_B)**

The offset cancellation initialization status bit is set once the offset cancellation initialization process is complete, and the filter has switched to normal mode.

![](_page_17_Picture_138.jpeg)

#### **3.1.6.4 Internal Factory Data Error Flag (IDEF\_B)**

The internal factory data error bit is cleared if a register data CRC fault is detected in the factory programmable OTP array. A device reset is required to clear the error.

![](_page_17_Picture_139.jpeg)

#### **3.1.6.5 Offset Error Flag (OFF\_B)**

The offset error flag is cleared if the acceleration signal reaches the offset limit.

![](_page_17_Picture_140.jpeg)

![](_page_18_Picture_0.jpeg)

## **3.1.7 Manufacturer ID (MFG\_ID)**

The manufacturer ID register is a user programmable OTP register that contains the PSI5 manufacturer ID. The manufacturer ID register has no impact on the performance, but is transmitted during the PSI5 initialization phase 2 in 10-bit mode.

![](_page_18_Picture_116.jpeg)

## <span id="page-18-0"></span>**3.2 OTP Array Error Detection**

## <span id="page-18-1"></span>**3.2.1 Factory Programmed OTP Array CRC Verification**

The Factory programmed OTP array is verified for errors with a 3-bit CRC. The CRC verification is enabled only when the factory programmed array is locked. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'.

Once the CRC verification is enabled, the CRC is continuously calculated on all bits in registers \$00, \$01, \$02, \$03, and \$04 and on the factory programmable device configuration bits with the exception of the factory lock bit. Bits are fed in from right to left (LSB first), and top to bottom (lower addresses first) in the register map. The calculated CRC is then compared against the stored 3 bit CRC. If a CRC error is detected in the OTP array, the IDEF B bit is cleared in the SC register.

The CRC verification is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

## <span id="page-18-2"></span>**3.2.2 User Programmable OTP Array Error Detection**

The user programmable OTP array is independently verified for errors. The Error Detection is enabled only when the LOCK\_U bit in the user data register array is set.

When a PSI5 Programming Mode "Execute Programming of NVM" command is received and the LOCK U bit is set, the device calculates the error detection code and writes the code to NVM, enabling the Error Detection.

Once the error detection is enabled, the error detection code is continuously calculated on all bits in registers \$05, \$06, \$07, \$08, \$09, \$0A, \$0B and \$0D with the exception of the LOCK\_U bit. The calculated code is then compared against the stored error code. If a mismatch is detected, the IDEN\_B bit is cleared in the SC register.

The error detection is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

![](_page_19_Picture_0.jpeg)

## **3.3 Voltage Regulators**

The device derives its internal supply voltage from the V<sub>CC</sub> and V<sub>SS</sub> pins. Separate internal voltage regulators are used for the analog (V<sub>REGA</sub>) and digital circuitry (V<sub>REG</sub>). The analog and digital regulators are supplied by a buffer regulator (V<sub>BUF</sub>) to provide immunity from EMC and supply dropouts on  $V_{CC}$ . External filter capacitors are required, as shown in [Figure 1.](#page-1-0)

The voltage regulator module includes voltage monitoring circuitry which holds the device in reset following power-on until the internal voltages have increased above the undervoltage detection thresholds. The voltage monitor asserts internal reset when the external supply or internally regulated voltages fall below the undervoltage detection thresholds. A reference generator provides a reference voltage for the Σ∆ converter.

![](_page_19_Figure_4.jpeg)

**Figure 8. Voltage Regulation and Monitoring**

![](_page_20_Picture_0.jpeg)

## **3.3.1 VBUF, VREG, and VREGA Regulator Capacitor**

The internal regulators require an external capacitor between each of the regulator pins ( $V_{BUF}$ ,  $V_{BEG}$ ) or  $V_{BEGA}$ ) and the associated the  $V_{SS}$  /  $V_{SSA}$  pin for stability. [Figure 1](#page-1-0) shows the recommended types and values for each of these capacitors.

## **3.3.2 VCC, VBUF, VREG, and VREGA Undervoltage Monitor**

A circuit is incorporated to monitor the supply voltage (V<sub>CC</sub>) and all internally regulated voltages (V<sub>BUF</sub>, V<sub>REG</sub>, and V<sub>REGA</sub>). If any of internal regulator voltages fall below the specified undervoltage thresholds in [Section 2,](#page-4-0) the device will be reset. If V<sub>CC</sub> falls below the specified threshold, PSI5 transmissions are terminated for the present response. Once the supply returns above the threshold, the device will respond to the next detected sync pulse. Reference [Figure 9.](#page-20-0)

![](_page_20_Figure_5.jpeg)

<span id="page-20-0"></span>**Figure 9. V<sub>CC</sub> Micro-Cut Response** 

![](_page_21_Picture_0.jpeg)

## **3.3.3 VBUF, VREG, and VREGA Capacitance Monitor**

A monitor circuit is incorporated to ensure predictable operation if the connection to the external  $V_{BUF}$ ,  $V_{BEG}$ , or  $V_{BEGA}$ , capacitor becomes open.

In asynchronous mode, the V<sub>BUF</sub> regulator is disabled t<sub>CAPTEST</sub> ADLY seconds after each data transmission for a duration of tCAPTEST\_TIME seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

In synchronous mode, the V<sub>BUF</sub> regulator is disabled  $t_{\text{CAPTEST}}$   $_{\text{SDLY}}$  seconds after each sync pulse for a duration of t<sub>CAPTEST</sub> TIME seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

The V<sub>REG</sub> and V<sub>REGA</sub> regulators are disabled at a continuous rate (t<sub>CAPTEST\_RATE</sub>), for a duration of t<sub>CAPTEST\_TIME</sub> seconds. If either external capacitor is not present, the associated regulator voltage will fall below the internal reset threshold, forcing a device reset.

![](_page_21_Figure_6.jpeg)

**Figure 10. V<sub>BUF</sub> Capacitor Monitor - Asynchronous Mode** 

<span id="page-21-0"></span>![](_page_21_Figure_8.jpeg)

<span id="page-21-1"></span>Figure 11. V<sub>BUF</sub> Capacitor Monitor - Synchronous Mode

![](_page_22_Picture_0.jpeg)

![](_page_22_Figure_1.jpeg)

![](_page_22_Figure_2.jpeg)

![](_page_22_Figure_3.jpeg)

![](_page_22_Figure_4.jpeg)

## **3.4 Internal Oscillator**

A factory trimmed oscillator is included as specified in [Section 2](#page-4-0).

![](_page_23_Picture_0.jpeg)

## **3.5 Acceleration Signal Path**

#### **3.5.1 Transducer**

The transducer is an overdamped mass-spring-damper system defined by the following transfer function: where:

$$
H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}
$$

ζ = Damping Ratio

 $ω<sub>n</sub>$  = Natural Frequency = 2 \*  $\Pi$  \*  $f<sub>n</sub>$ 

Reference [Section 2.7](#page-8-0) for transducer parameters.

#### <span id="page-23-1"></span>**3.5.2** Σ∆ **Converter**

A sigma delta modulator converts the differential capacitance of the transducer to a 1 MHz data stream that is input to the DSP block.

![](_page_23_Figure_10.jpeg)

**Figure 14.** Σ∆ **Converter Block Diagram**

### **3.5.3 Digital Signal Processing Block**

A Digital Signal Processing (DSP) block is used to perform signal filtering and compensation. A diagram illustrating the signal processing flow within the DSP block is shown in [Figure 15.](#page-23-0)

<span id="page-23-0"></span>![](_page_23_Figure_14.jpeg)

**Figure 15. Signal Chain Diagram**

![](_page_24_Picture_0.jpeg)

#### **Table 4. Signal Chain Characteristics**

![](_page_24_Picture_303.jpeg)

#### **3.5.3.1 Decimation Sinc Filter**

The serial data stream produced by the Σ∆ converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 16.

$$
H(z) = \left[\frac{1-z^{-16}}{16 \times (1-z^{-1})}\right]^3
$$

![](_page_24_Figure_6.jpeg)

![](_page_24_Figure_7.jpeg)

![](_page_25_Picture_0.jpeg)

## <span id="page-25-0"></span>**3.5.3.2 Low-Pass Filter**

Data from the Sinc filter is processed by an infinite impulse response (IIR) low-pass filter.

$$
H(z)\, =\, a_0\cdot \frac{(n_{11}\cdot z^0)+(n_{12}\cdot z^{-1})+(n_{13}\cdot z^{-2})}{(d_{11}\cdot z^0)+(d_{12}\cdot z^{-1})+(d_{13}\cdot z^{-2})}\cdot \frac{(n_{21}\cdot z^0)+(n_{22}\cdot z^{-1})+(n_{23}\cdot z^{-2})}{(d_{11}\cdot z^0)+(d_{22}\cdot z^{-1})+(d_{23}\cdot z^{-2})}
$$

The device provides the option for one of two low-pass filters. The filter is selected with the LPF[1:0] bits in the DEVCFG3 register. The filter selection options are listed in [Section 3.1.4.2](#page-14-0). Response parameters for the low-pass filter are specified in [Section 2.7.](#page-8-0) Filter characteristics are illustrated in [Figure 17](#page-26-0) and [Figure 18.](#page-27-0)

![](_page_25_Picture_367.jpeg)

#### **Table 5. Low-Pass Filter Coefficients**

**Note:** Low-Pass Filter values do not include g-cell frequency response.

![](_page_26_Figure_0.jpeg)

![](_page_26_Figure_1.jpeg)

<span id="page-26-0"></span>**Figure 17. Low-Pass Filter Characteristics:**  $f_C = 400$  **Hz, 4-Pole,**  $t_S = 16 \mu s$ 

![](_page_27_Figure_0.jpeg)

![](_page_27_Figure_1.jpeg)

<span id="page-27-0"></span>**Figure 18. Low-Pass Filter Characteristics:**  $f_C = 400$  **Hz, 3-Pole,**  $t_S = 16 \mu s$ 

![](_page_28_Picture_0.jpeg)

### <span id="page-28-0"></span>**3.5.3.3 Offset Cancellation**

The device provides an optional offset cancellation circuit to remove internal offset error. A block diagram of the offset cancellation is shown in [Figure 19](#page-28-1).

![](_page_28_Figure_3.jpeg)

**Figure 19. Offset Cancellation Block Diagram**

<span id="page-28-1"></span>The transfer function for the offset LPF is:

$$
H(z) = ao_0 \cdot \frac{no_1 + (no_2 \cdot z^{-1})}{do_1 + (do_2 \cdot z^{-1})}
$$

Response parameters are specified in [Section 2](#page-4-0) and the offset LPF coefficients are specified in [Table 7.](#page-29-0)

During startup, two phases of the offset LPF are used to allow for fast convergence of the internal offset error during initializa-tion. The timing and characteristics of each phase are shown in [Table 6](#page-28-2) and [Table 7](#page-29-0) and specified in [Section 2](#page-4-0). For more information regarding the startup timing, reference the PSI5 initialization information in [Section 4.4.](#page-37-1) The offset low-pass filter used in normal operation is selected by the OC\_FILT bit as shown in [Table 6](#page-28-2).

During the Initialization Self-Test phase, the offset cancellation circuit output value is frozen.

During normal operation, output rate limiting is applied to the output of the high pass filter. Rate limiting updates the offset cancellation output by OFF $_{Step~xx}$  LSB every t<sub>OffRate xx</sub> seconds.

<b>Offset Cancellation</b> <b>Startup Phase</b>	<b>Offset LPF</b>	<b>Output Rate Limiting</b>	<b>Total Time for Phase</b>
	10 Hz	Bypassed	80 ms
	$0.3$ Hz	Bypassed	70 ms
Self-Test	$0.3$ Hz	Bypassed (Frozen during ST2)	96 ms per Self-Test Sequence (up to 6 repeats)
Complete	$0.1$ Hz	Enabled	N/A

<span id="page-28-2"></span>**Table 6. Offset Cancellation Startup Characteristics and Timing**

![](_page_29_Picture_0.jpeg)

#### <span id="page-29-0"></span>**Table 7. High Pass Filter Coefficients**

![](_page_29_Picture_185.jpeg)

![](_page_29_Figure_3.jpeg)

**Figure 20. 10 Hz Offset Cancellation Low-Pass Filter Characteristics**

![](_page_29_Figure_5.jpeg)

**Figure 21. 0.1 Hz Offset Cancellation Low-Pass Filter Characteristics**

![](_page_30_Picture_0.jpeg)

## **3.5.3.4 Offset Monitor**

The device includes an offset monitor circuit. The output of the single pole low-pass filter in the offset cancellation block is continuously monitored against the offset limits specified in [Section 2.4](#page-6-0). An up/down counter is employed to count up If the output exceeds the limits, and to count down if the output is within the limits. The output of the counter is compared against the count limit OFFMON<sub>CNTLIMIT</sub>. If the counter exceeds the limit, the OFF\_B flag in the SC register is cleared. The counter rails once the max counter value is reached (OFFMON<sub>CNTSIZE</sub>). The offset monitor is disabled during Initialization Phase 1, Phase 2, and Phase 3.

### <span id="page-30-1"></span>**3.5.3.5 Data Interpolation**

The device includes 16 to 1 linear data interpolation to minimize the system sample jitter. Each result produced by the digital signal processing chain is delayed one sample time. On detection of a sync pulse the transmitted data is interpolated from the two previous samples, resulting in a latency of one sample time, and a maximum signal jitter of ±1/16 of a sample time. Reference [Section 4.5](#page-42-1) for more information regarding interpolation and data latency.

#### **3.5.3.6 Output Scaling**

The 26-bit digital output from the DSP is clipped and scaled to a 10-bit or 8-bit word which spans the acceleration range of the device. [Figure 22](#page-30-2) shows the method used to establish the output acceleration data word from the 26-bit DSP output.

![](_page_30_Picture_266.jpeg)

#### **Figure 22. 10-Bit Output Scaling Diagram**

### <span id="page-30-2"></span><span id="page-30-0"></span>**3.5.3.7 PCM Output Function**

The device provides the option for a PCM output function. The PCM output is activated if the PCM bit is set in the DEVCFG2 register. When the PCM function is enabled, a 4 MHz Pulse Code Modulated signal proportional to the upper 9 bits of the 10-bit acceleration response is output onto the PCM pin. The PCM output is intended for test use only.

![](_page_30_Figure_11.jpeg)

**Figure 23. PCM Output Function Block Diagram**

![](_page_31_Picture_0.jpeg)

## **3.6 Overload Response**

### **3.6.1 Overload Performance**

The device is designed to operate within a specified range. Acceleration beyond that range (overload) impacts the output of the sensor. Acceleration beyond the range of the device can generate a DC shift at the output of the device that is dependent upon the overload frequency and amplitude. The g-cell is overdamped, providing the optimal design for overload performance. However, the performance of the device during an overload condition is affected by many other parameters, including:

- g-cell damping
- Non-linearity
- Clipping limits
- Symmetry

[Figure 24](#page-31-0) shows the g-cell, ADC and output clipping of The device over frequency. The relevant parameters are specified in [Section 2](#page-4-0).

![](_page_31_Figure_9.jpeg)

![](_page_31_Figure_10.jpeg)

### <span id="page-31-0"></span>**3.6.2 Sigma Delta Modulator Over Range Response**

Over Range conditions exist when the signal level is beyond the full-scale range of the device but within the computational limits of the DSP. The Σ∆ converter can saturate at levels above those specified in [Section 2](#page-4-0) (G<sub>ADC\_CLIP</sub>). The DSP operates predictably under all cases of over range, although the signal may include residual high frequency components for some time after returning to the normal range of operation due to non-linear effects of the sensor.

![](_page_32_Picture_0.jpeg)

## **4 PSI5 Layer and Protocol**

## **4.1 Communication Interface Overview**

The communication interface between a master device and the MMA52xxLW is established via a PSI5 compatible 2-wire interface, with parallel or serial (daisy-chain) connections to the satellite modules. [Figure 25](#page-32-0) shows one possible system configuration for multiple satellite modules in parallel.

![](_page_32_Figure_4.jpeg)

**Figure 25. PSI5 Satellite Interface Diagram**

## <span id="page-32-0"></span>**4.2 Data Transmission Physical Layer**

The device uses a two wire interface for both its power supply  $(V_{CC})$ , and data transmission. The PSI5 master supplies a preregulated voltage. Data transmissions and synchronization control from the PSI5 master to the device are accomplished via modulation of the supply voltage. Data transmissions from the device to the PSI5 master are accomplished via modulation of the current on the power supply line.

## **4.2.1 Synchronization Pulse**

The PSI5 master modulates the supply voltage in the positive direction to provide synchronization of the satellite sensor data. Upon reception of a synchronization pulse, the device delays a specified period of time, called a time slot, before transmitting acceleration data. For more details regarding time slots, refer to [Section 3.1.4,](#page-14-1) and [Section 4.5](#page-42-1).

![](_page_32_Figure_10.jpeg)

**Figure 26. Synchronous Communication Overview**

![](_page_33_Picture_0.jpeg)

#### <span id="page-33-0"></span>**4.2.1.1 Synchronization Pulse Detection**

The Synchronization (Sync) pulse detection block generates a valid synchronization pulse signal following the detection of an externally generated Sync pulse. This signal resets the Sync pulse time reference  $(t<sub>TBIG</sub>)$ , and initiates the timers associated with response messages.

The supply voltage can vary throughout the specified range, so the external Sync pulses may have different absolute voltage levels. Thus, the Sync pulse detection threshold ( $V_{CC-SYNC}$ ) is dependent not only on the Sync pulse absolute voltage, but also on the supply voltage. [Figure 27](#page-33-1) shows a block diagram of the Sync pulse detection circuit.

![](_page_33_Figure_4.jpeg)

**Figure 27. Synchronization Pulse Detection Circuit**

<span id="page-33-1"></span>The start of a Sync pulse is detected when the comparator output is set  $(V_{\text{SYNC}}$  exceeds  $V_{\text{SYNC}}$  REF). The comparator output is input into a counter, and the counter is updated at a fixed frequency of f<sub>OSC</sub>/2. At a fixed time after the initial sync pulse detection (t<sub>SYNC</sub> LPF RST ST), the counter is compared against a limit (the minimum value of t<sub>SYNC</sub>). If the counter is above the limit, a valid sync pulse is detected.

If the Sync pulse is valid, the following occur:

- 1. The valid Sync pulse detection signal is set.
- 2. The detection counter is reset and disabled for  $t<sub>SYNC</sub>$  OFF (referenced from  $t<sub>TRIG</sub>$ ).  $t<sub>SYNC</sub>$  OFF is a user programmable option. Reference [Section 3.1.3.6](#page-13-0) for details on the selectable option, and [Section 2.6](#page-7-0) for timing specifications for each option.
	- a. If BLANKTIME = '0',  $t<sub>SYNC_OFF</sub> = t<sub>SYNC_OFF_500</sub>$
	- b. If BLANKTIME = '1', tsync\_off=tsync\_off\_var= t<sub>TIMESLOT\_DLYx</sub> + (2+DATASIZE+(P\_CRC?3:1)) \*t<sub>BIT\_x</sub>
- 3. The Sync pulse detection low-pass filter is reset for a specified time (t<sub>SYNC</sub> LPF RESET).

If the Sync pulse is invalid, all timers are reset, and the detector becomes sensitive for the very next  $f_{\text{SYNC}}$   $_{\text{DET}}$  sample.

The output of the comparator is monitored at the  $f_{\rm OSC}/2$  frequency. Once the comparator output goes high, all of the internal timers are started, so that the  $t_{TRIG}$  jitter is minimized.

![](_page_34_Picture_0.jpeg)

![](_page_34_Figure_1.jpeg)

**Figure 28. Synchronization Pulse Detection Timing**

#### <span id="page-34-1"></span><span id="page-34-0"></span>**4.2.1.2 Synchronization Pulse Pulldown Function**

The device includes an optional Sync pulse pulldown function for systems in which the master device does not include an active pulldown function. The modulation current pulldown circuit is used, which sinks I<sub>MOD</sub>-I<sub>IDLE</sub> additional current from the I<sub>DATA</sub> pin. The pulldown current is activated after t<sub>PD\_DLY</sub> (referenced to t<sub>TRIG</sub>), and is activated for t<sub>PD\_ON</sub>.

## **4.3 Data Transmission Data Link Layer**

#### **4.3.1 Bit Encoding**

The device outputs data by modulation of the V<sub>CC</sub> current using Manchester 2 Encoding. Data is stored in a transition occurring in the middle of the bit time. The signal idles at the normal quiescent supply current. A logic low is defined as an increase in current at the middle of a bit time. A logic high is defined as a decrease in current at the middle of a bit time. There is always a transition in the middle of the bit time. If consecutive "1" or "0" data are transmitted, There will also be a transition at the start of a bit time.

![](_page_34_Figure_8.jpeg)

**Figure 29. Manchester 2 Data Bit Encoding**

![](_page_35_Picture_0.jpeg)

### **4.3.2 Data Transmission**

Transmission frames are composed of two start bits, an 8-Bit or 10-bit data word, and error detection bit(s). Data words are transmitted least-significant bit (LSB) first. A typical Manchester-encoded transmission frame is illustrated in [Figure 30](#page-35-1).

![](_page_35_Figure_3.jpeg)

#### **Figure 30. Example Manchester Encoded Data Transfer - PSI5-x10P**

#### <span id="page-35-1"></span><span id="page-35-0"></span>**4.3.3 Error Detection**

Error detection of the transmitted data is accomplished via either a parity bit, or a 3-Bit CRC. The type of error detection used is selected by the P\_CRC bit in the DEVCFG register.

#### **4.3.3.1 Parity Error Detection**

When parity error detection is selected, even parity is employed. The number of logic '1' bits in the transmitted message must be an even number.

#### **4.3.3.2 3-Bit CRC Error Detection**

When CRC error detection is selected, a 3-bit CRC is appended to each response message. The 3-bit CRC uses a generator polynomial of  $g(x) = X^3+X+1$ , with a seed value = '111'. Data from the transmitted message is read into the CRC calculator LSB first, and the data is augmented with three '0's. Start bits are not used in the CRC calculation. [Table 8](#page-35-2) shows some example CRC calculation values for 10-bit data transmissions.

![](_page_35_Picture_428.jpeg)

#### <span id="page-35-2"></span>**Table 8. PSI5 3-Bit CRC Calculation Examples**

![](_page_36_Picture_0.jpeg)

## **4.3.4 Data Range Values**

[Table 10](#page-39-2) shows the details for each data range.

## <span id="page-36-0"></span>**Table 9. PSI5 Data Values**

![](_page_36_Picture_349.jpeg)

![](_page_37_Picture_0.jpeg)

## <span id="page-37-1"></span>**4.4 Initialization**

Following powerup, the device proceeds through an initialization process which is divided into 3 phases:

- Initialization Phase 1: No Data transmissions occur
- Initialization Phase 2: Sensor self-test and transmission of configuration information
- Initialization Phase 3: Transmission of "Sensor Busy", and "Sensor Ready" / "Sensor Defect" message

Once initialization is completed the device begins normal mode operation, which continues as long as the supply voltage remains within the specified limits.

![](_page_37_Figure_7.jpeg)

#### **Figure 31. PSI5 Sensor 10-Bit Initialization**

During PSI5 initialization, the device completes an internal initialization process consisting of the following:

- Power-on Reset
- Device Initialization
- Program Mode Entry Verification
- Offset Cancellation Initialization (2 Stages)
- Self-Test

[Figure 32](#page-37-0) shows the timing for internal and external initialization.

![](_page_37_Figure_16.jpeg)

<span id="page-37-0"></span>![](_page_37_Figure_17.jpeg)

![](_page_38_Picture_0.jpeg)

## **4.4.1 PSI5 Initialization Phase 1**

During PSI5 initialization phase 1, the device begins internal initialization and self checks, but transmits no data. Initialization begins with the sequence below and shown in [Figure 32:](#page-37-0)

- Internal Delay to ensure analog circuitry has stabilized  $(t_{\text{INT-NIT}})$
- Offset Cancellation phase 1 Initialization  $(t_{OCI})$
- Monitor for the Programming Mode Entry Sequence (t<sub>PME</sub>)
	- A sequence of sync pulses received during the program mode entry window in PSI5 initialization phase 1 will allow the device to enter into a PSI5 programming mode if the LOCK U bit is not set. Reference [Section 5.2](#page-48-0) for details.
- Offset Cancellation phase 2 Initialization  $(t_{OCD})$
- If the Programming Mode Entry Sequence is not detected, the device enters Initialization Phase 2 (t<sub>PSI5\_INIT2</sub>)

#### <span id="page-38-2"></span>**4.4.2 PSI5 Initialization Phase 2**

During PSI5 initialization phase 2, the device continues it's internal self checks and transmits the PSI5 initialization phase 2 data. The PSI5 initialization data transmission format varies depending on whether the device is programmed for 8-bit or 10-bit data. Initialization is transmitted using the initialization data codes and IDs specified in [Table 13](#page-40-0), and in the order shown in [Figure 33](#page-38-0) and [Figure 34](#page-38-1).

									D <sub>2</sub>								D32			
ID1.	D1.	ID1 <sub>2</sub>	D <sub>1</sub>	 ID1 <sub>k</sub>	D1 <sub>k</sub>	ID <sub>2</sub>	D2.	ID2 <sub>2</sub>	D <sub>2</sub>		ID2 <sub>k</sub> n	$D2_{\nu}$	$\cdots$	<b>ID32.</b>	D32	ID32 <sub>2</sub>	D32 <sub>2</sub>	$\cdots$	ID32 <sub>k</sub>	<b>D<sub>20</sub></b> wazu n
			<b>Repeat k times</b>			Repeat k times											Repeat k times			

**Figure 33. PSI5 Initialization Phase 2 Data Transmission Order (10-bit Mode)**

<span id="page-38-0"></span>

וט										מח υz			$\cdots$	D <sub>9</sub>								
ID1H	D1H <sub>1</sub>	ID <sub>1</sub> H	D <sub>1</sub> H <sub>2</sub>		ID1H ъ. n.	D <sub>1</sub> H <sub>v</sub>	ID1L	D1L <sub>1</sub>	ID1L	D1L <sub>2</sub>	 ID1L n	D1L <sub>k</sub>		ID9L	$D9L_1$	ID9L	D9L <sub>2</sub>		ID9L n	$D9L_k$		
			<b>Repeat k times</b>							<b>Repeat k times</b>							<b>Repeat k times</b>					

**Figure 34. PSI5 Initialization Phase 2 Data Transmission Order (8-bit Mode)**

<span id="page-38-1"></span>The Initialization phase 2 time is calculated with the following equation:

 $^{\text{t}}$ PHASE2 = <code>TRANS</sup>NIBBLE</code>  $\times$ k $\times$ (DataFields) $\times$ t $_{\text{S-S}}$ 

where:

![](_page_38_Picture_384.jpeg)

![](_page_39_Picture_0.jpeg)

## <span id="page-39-0"></span>**4.4.2.1 PSI5 Initialization Phase 2 (10-Bit Mode)**

In PSI5 initialization phase 2, 10-bit mode, the device transmits a sequence of sensor specific configuration and serial number information. The transmission data is in conformance with the PSI5 specification, Revision 1.3 and AKLV27, Revision 1.10. The data content and transmission format is shown in [Table 10](#page-39-2) and [Table 11.](#page-39-1) [Table 10](#page-39-2) shows the 10-bit phase 2 timing for different operating modes. Times are calculated using the equation in [Section 4.4.2.](#page-38-2)

#### <span id="page-39-2"></span>**Table 10. Initialization Phase 2 Time (10-Bit Mode)**

![](_page_39_Picture_328.jpeg)

#### <span id="page-39-1"></span>**Table 11. PSI5 Initialization Phase 2 Data (10-Bit Mode)**

![](_page_39_Picture_329.jpeg)

1. Offset and average self-test data will only be transmitted with sync pulse periods that guarantee the self-test phase1 and phase 2 will be complete prior to required transmission. If sync pulse periods faster than this are used, '0's will be transmitted instead of offset and/or average self-test data.

![](_page_40_Picture_0.jpeg)

## <span id="page-40-1"></span>**4.4.2.2 Initialization Phase 2 (8-Bit Mode)**

In PSI5 initialization phase 2, 8-bit mode, the device transmits a sequence of sensor specific configuration and serial number information. The transmission data uses a format similar to the PSI5 specification, Revision 1.3 10-Bit format modified for 8-bit transmission. The data content and transmission format is shown in [Table 12](#page-40-2) and [Table 13](#page-40-0). [Table 12](#page-40-2) shows the 8-bit phase 2 timing for different operating modes. Times are calculated using the equation in [Section 4.4.2.](#page-38-2)

#### <span id="page-40-2"></span>**Table 12. Initialization Phase 2 Time (8-Bit Mode)**

![](_page_40_Picture_183.jpeg)

#### <span id="page-40-0"></span>**Table 13. PSI5 Initialization Phase 2 Data (8-Bit Mode)**

![](_page_40_Picture_184.jpeg)

![](_page_41_Picture_0.jpeg)

### **4.4.3 Internal Self-Test**

During PSI5 Initialization Phase 2 and Phase 3, the device completes it's internal self-test as described below and shown in [Figure 32.](#page-37-0)

- Self-Test Phase 1 Raw Offset Calculation
	- The average offset is calculated for  $t_{ST1}$  (Self-Test Disabled).
	- If the INIT2\_EXT bit is set, this 10-bit value is transmitted in Initialization Phase 2 (reference [Section 4.4.2](#page-38-2)).
- Self-Test Phase 2 Self-Test Deflection Verification
	- The offset cancellation value is frozen for  $t_{ST2}$  + 2ms
	- Self-Test is enabled
	- After t<sub>ST2</sub>/2, the acceleration output value is averaged for t<sub>ST2</sub>/2 to determine the self-test value
	- If the INIT2\_EXT bit is set, this10-bit value is transmitted in Initialization Phase 2 (reference [Section 4.4.2](#page-38-2)).
	- The self-test value is compared against the limits specified in [Section 2.5](#page-6-1)
	- Self-Test is disabled
- Self-Test Phase 3 Self-Test Normal Data Calculation
	- The average offset is calculated for  $t_{ST3}$
	- If Self-Test passed, the device advances to normal mode
	- If Self-Test failed, the device repeats Self-Test Phases 1 through 3 up to ST\_RPT times.

#### **4.4.4 Initialization Phase 3**

During PSI5 initialization phase 3, the device completes it's internal self checks, and transmits a combination of "Sensor Busy", "Sensor Ready", or "Sensor Defect" messages as defined in [Table 9.](#page-36-0) The number of messages transmitted in initialization phase 3 varies depending on the mode of operation, and the number of self-test repetitions. Self-Test is repeated on failure up to ST\_RPT times to provide immunity to misuse inputs during initialization. Self-Test terminates successfully after one successful self-test sequence.

[Table 14](#page-41-0) shows the nominal Initialization Phase 3 times for different operating modes and self-test repeats. Times are calculated using the following equation.

$$
t_{\sf PSISINIT3} = \text{ROUNDUP}\Big(\frac{(t_{\sf INTINIT}+t_{\sf OC1}+t_{\sf OC2}+(t_{\sf ST1}+t_{\sf ST2}+t_{\sf ST3})\times({\sf STRPT}+1))-(t_{\sf PSISINIT1}+t_{\sf PSISINIT2xx})}{t_{\sf S-S}}+2\Big)\times t_{\sf S-S}
$$

![](_page_41_Picture_346.jpeg)

#### <span id="page-41-0"></span>**Table 14. Initialization Phase 3 Time**

![](_page_42_Picture_0.jpeg)

## <span id="page-42-1"></span>**4.5 PSI5 Transmission Modes**

## <span id="page-42-2"></span>**4.5.1 Normal Mode**

#### <span id="page-42-3"></span>**4.5.1.1 Asynchronous Mode**

The device can be programmed to respond in asynchronous mode with the following settings:

- TRANS  $MD[1:0] = '00'$  ("Normal Mode")
- ASYNC = '1' in the DEVCFG6 Register
- TIMESLOTA[9:0] = 0x000 in the DEVCFG3 and DEVCFG4 registers

In asynchronous mode, the device transmits data at a fixed rate  $(t_{ASYNC})$  and will not respond to normal sync pulses. However, during initialization phase 1, sync pulses are monitored to decode the Programming Mode Entry Command and allow entry into Programming Mode if the LOCK\_U bit is not set.

#### **4.5.1.2 Simultaneous Sampling Mode**

The device can be programmed to respond in Simultaneous Sampling Mode by setting the TRANS\_MD[1:0] bits to "Normal Mode", and by programming the LATENCY bit to "Simultaneous Sampling Mode".

In Simultaneous Sampling Mode, the most recent interpolated acceleration data sample is latched at  $t_{THIG}$  (rising edge of Sync Pulse) and transmitted starting at the time programmed in TIMESLOTA[9:0], relative to  $t_{TRIG}$ .

![](_page_42_Figure_12.jpeg)

<span id="page-42-0"></span>**Figure 35. Simultaneous Sampling Mode**

![](_page_43_Picture_0.jpeg)

## <span id="page-43-1"></span>**4.5.1.3 Synchronous Sampling Mode with Minimum Latency**

The device can be programmed to respond in Synchronous Sampling Mode with minimum latency by setting the TRANS\_MD[1:0] bits to "Normal Mode", and by programming the LATENCY bit to "Synchronous Sampling Mode".

In Synchronous Sampling Mode, the most recent interpolated acceleration data sample is latched at the time programmed in TIMESLOTA[9:0], relative to  $t_{TRIG}$  (rising edge of Sync Pulse). The data is transmitted starting at the time programmed in TIMESLOTA[9:0], relative to  $t_{TRIG}$ .

![](_page_43_Figure_4.jpeg)

<span id="page-43-0"></span>**Figure 36. Synchronous Sampling Mode with Minimum Latency**

![](_page_44_Picture_0.jpeg)

## <span id="page-44-1"></span>**4.5.2 Synchronous Double Sample Rate Mode**

The device can be programmed to respond in Synchronous Double Sample Rate Mode with minimum latency by setting the TRANS\_MD[1:0] bits to "Synchronous Double Sample Rate Mode". The LATENCY bit does not affect operation in this mode.

In Synchronous Double Sample Rate Mode, the most recent interpolated acceleration data sample is latched at the time programmed in TIMESLOTA[9:0], relative to t<sub>TRIG</sub> (rising edge of Sync Pulse). This data is transmitted starting at the time programmed in TIMESLOTA[9:0], relative to t<sub>TRIG</sub>. In addition, the most recent interpolated acceleration data sample is latched at the time programmed in TIMESLOTB[9:0], relative to  $t_{THIG}$  (rising edge of Sync Pulse) This data is transmitted starting at the time programmed in TIMESLOTB[9:0], relative to  $t_{TRIG}$ .

When Synchronous Double Sample Rate Mode is enabled, PSI5 Initialization data is transmitted in both TIMESLOTA[9:0] and TIMESLOTB[9:0]. Identical data is transmitted in both Time slots, including the 10-bit resolution Raw Offset and Self-Test Data in Field 9, D27 though D31 if enabled.

![](_page_44_Figure_5.jpeg)

#### **Figure 37. Synchronous Double Sample Rate Mode**

<span id="page-44-0"></span>**Note:** In the event that the programmed values in TIMESLOTA[9:0] and TIMESLOTB[9:0] result in a conflict, no data will be transmitted in TIMESLOTB[9:0].

![](_page_45_Picture_0.jpeg)

## **4.5.3 16-Bit Resolution Mode**

The device can be programmed to respond in 16-bit Resolution Mode by setting the TRANS\_MD[1:0] bits to "16-bit Resolution Mode". In this mode, the 26 bit digital output from the DSP is clipped and scaled to a 16-bit word. [Figure 38](#page-45-1) shows the method used to establish the 16-bit data word from the 26 bit DSP output.

![](_page_45_Picture_160.jpeg)

#### **Figure 38. 16-Bit Output Scaling Diagram**

<span id="page-45-1"></span>16-Bit Resolution Mode can be programmed to operate in either "Simultaneous Sampling Mode", or "Synchronous Sampling Mode", by setting the LATENCY bit to the desired operating mode. In Simultaneous Sampling Mode, the most recent interpolated acceleration data sample is latched at t<sub>TRIG</sub> (rising edge of Sync Pulse). In Synchronous Sampling Mode, the most recent interpolated acceleration data sample is latched at the time programmed in TIMESLOTA[9:0], relative to  $t_{TRIG}$  (rising edge of Sync Pulse).

The most significant 10 bits (D[21:12]) are truncated and transmitted starting at the time programmed in TIMESLOTA[9:0], relative to t<sub>TRIG</sub>. The 16-bit value is then clipped to  $\pm 480$  counts, and the least significant 10 bits (D15:D6) are transmitted starting at the time programmed in TIMESLOTB[9:0], relative to  $t_{TRIG}$ .

When 16-Bit Resolution Mode is enabled, PSI5 Initialization data is transmitted in both TIMESLOTA[9:0] and TIMESLOTB[9:0]. Identical data is transmitted in both Time slots, including the 10-Bit Resolution Raw Offset and Self-Test Data in Field 9, D27 though D31 if enabled.

![](_page_45_Figure_8.jpeg)

#### **Figure 39. 16-Bit Resolution Mode with Synchronous Sampling**

<span id="page-45-0"></span>**Note:** In the event that the programmed values in TIMESLOTA[9:0] and TIMESLOTB[9:0] result in a conflict, no data will be transmitted in TIMESLOTB[9:0].

![](_page_46_Picture_0.jpeg)

## <span id="page-46-0"></span>**4.5.4 Daisy Chain Mode**

The device can be programmed to operate in Daisy Chain Mode by setting the TRANS\_MD[1:0] bits to "Daisy Chain Mode". Daisy Chain Mode can be programmed to operate in either "Simultaneous Sampling Mode", or "Synchronous Sampling Mode" by setting the LATENCY bit to the desired operating mode. In Simultaneous Sampling Mode, the most recent interpolated acceleration data sample is latched at t<sub>TRIG</sub> (rising edge of Sync Pulse). In Synchronous Sampling Mode, the most recent interpolated acceleration data sample is latched at the time slot for the daisy chain address programmed, relative to t<sub>TRIG</sub> (rising edge of Sync Pulse).

When programmed to operate in Daisy Chain Mode, the procedure below is followed:

- On powerup, the device proceeds through normal PSI5 initialization as specified in [Section 4.4](#page-37-1) using a predefined time slot t<sub>TIMESLOT</sub> DCP.
- Upon successful completion of Initialization Phase 3, including the 2 "Sensor Ready" or Sensor Defect" messages, responses to sync. pulses are terminated and the device waits for a PSI5 "Set Address" command defined in [Table 15](#page-46-2) and [Table 16](#page-46-3).
	- The Daisy Chain Programming command and response formats are defined in [Section 5.4.](#page-52-0)
	- Valid Daisy Chain Addresses are defined in [Table 17](#page-46-1).
	- $-$  The response to the PSI5 Set Address command uses the pre-defined time slot  $t_{\text{TIMESLOT DCP}}$
- After receiving a valid address and completing the response, sync. pulses are blanked for  $t_{DC-BLANKING}$ . Once the blanking time expires, the device does not respond to any sync. pulses until a "Run Mode" command is received, as defined in [Table 15](#page-46-2) and [Table 16](#page-46-3).
- When the "Run Mode" command is received, the device responds to this command using the programmed daisy chain time slot. All commands are then ignored, and sync pulses are responded to with acceleration data using the following response format, regardless of the state of the relevant bits in the Device Configuration Registers:

![](_page_46_Picture_325.jpeg)

• During initialization and Run Mode, the Sync pulse pulldown is enabled as specified in [Section 3.1.3.3.](#page-13-2)

#### <span id="page-46-2"></span>**Table 15. Daisy Chain Programming Commands and Responses**

![](_page_46_Picture_326.jpeg)

#### <span id="page-46-3"></span>**Table 16. Daisy Chain Programming Response Code Definitions**

![](_page_46_Picture_327.jpeg)

#### <span id="page-46-1"></span>**Table 17. Valid Daisy Chain Addresses**

![](_page_46_Picture_328.jpeg)

![](_page_47_Picture_0.jpeg)

## **4.6 Error Handling**

## **4.6.1 Sensor Defect Message**

The following failures will cause the device to transmit a "Sensor Defect" error message:

![](_page_47_Picture_57.jpeg)

## **4.6.2 No Response Error**

The following failures will cause the device to stop transmitting:

![](_page_47_Picture_58.jpeg)

![](_page_48_Picture_0.jpeg)

## **5 Programming Mode Via PSI5**

## **5.1 Introduction**

Programming mode via PSI5 is a synchronous communication mode that allows for bidirectional communication with the device. Programming mode is intended for factory programming of the OTP array. It is not intended for use in normal operation.

## <span id="page-48-0"></span>**5.2 Programming Mode Via PSI5 Entry**

The device enters programming mode if and only if the following sequence occurs:

- The device is unlocked (the LOCK U bit in the DEVCFG2 register is '0').
- At least 31 sync pulses are detected, directly preceding the Programming Mode Entry Short Command during the Programming Mode Entry Window shown in [Figure 32](#page-37-0).
	- The window timing is defined in [Section 2.6](#page-7-0) ( $t_{PME}$ ).
	- The Sync pulses and Programming Mode Entry command must be received with a sync pulse period of  $t_{S-S}$  PM L

If the Programming Mode entry requirement is not met:

- Programming Mode Entry is blocked until the device is Reset.
- The device proceeds with PSI5 Initialization Phase 2, and PSI5 Initialization Phase 3.
- The device enters normal mode, and responds as programmed to normal sync pulses.

If the Programming Mode entry requirement is met:

- Normal transmissions to sync pulses are terminated.
- After a pre-defined Start Delay, the device begins to decode PSI5 Short and Long Commands.
- The device responds only to valid PSI5 Short and Long Commands addressed to Sensor Address '001', as defined in [Table 19](#page-51-0).

**Note:** The sync pulse pulldown is disabled in the Programming Mode Entry Window regardless of the state of the SYNCPD bit.

![](_page_49_Picture_0.jpeg)

## **5.3 Programming Mode Via PSI5 - Data Link Layer**

## **5.3.1 Programming Mode Via PSI5 - Command Bit Encoding**

Commands messages are transmitted via the modulation of the supply voltage. The presence of a sync pulse is a logic '1' and the absence of a sync pulse is a logic '0'. Sync pulses are expected at a rate of  $t_{S-S-PM-L}$ .

## **5.3.2 Programming Mode Via PSI5 - Command Message Format**

Command message data frames consist of a start condition, 3 Start Bits (S[2:0]), a 3 bit Sensor Address (SAdr[2:0]), a 3-bit Function Code (FC[2:0]), an optional Register Address (RAdr[5:0]), an optional data field (D[3:0]), and a 3-bit CRC (C[2:0]. The start condition consists of one of the following:

- 1. A minimum of 5 consecutive logic '0's (with not sync bits)
- 2. A minimum of 31 consecutive logic '1's

The command message format is shown in [Figure 41](#page-49-0).

![](_page_49_Picture_228.jpeg)

#### **Figure 40. Programming Mode Via PSI5 Command Data Format**

Bit stuffing is necessary to maintain a synchronized time base between the command master and the device. A logic '1' Sync bit is added every  $4^{\text{th}}$  bit in the command message to ensure there will never be more than 3 logic '0' bits in a row.

![](_page_49_Picture_229.jpeg)

#### **Figure 41. Programming Mode Via PSI5 Command Data Format with Sync Bits**

<span id="page-49-0"></span>Once a command is received and verified, the device expects 2 to 3 consecutive sync pulses (depending upon the command message lengths described below). For each of these sync pulses, the device will respond with the following settings:

![](_page_49_Picture_230.jpeg)

#### **Figure 42. Programming Mode Via PSI5 Response Message Settings**

![](_page_50_Picture_0.jpeg)

## **5.3.2.1 Short Frame Command and Response Format**

Short frames are the simplest type of command message. No data is transmitted in a short frame command. Only specific instructions are performed in response to short frame commands. The Short Frame format is shown in [Figure 43.](#page-50-0) Short Frame commands and responses are defined in [Section 5.3.6,](#page-51-1) [Table 19.](#page-51-0)

<b>Start Bits</b>				<b>Sensor</b> <b>Address</b>			<b>Function Code</b>			<b>CRC</b>		Response	
S <sub>2</sub>	S <sub>1</sub>	S0	Sv		SA0   SA1   SA2   Sy   FC0   FC1   FC2			Sv	C <sub>2</sub>	C <sub>1</sub>	CO	<b>RC</b>	R <sub>D</sub> 1
												\$1E2	\$3FF

**Figure 43. Programming Mode Via PSI5 Short Command and Response Format**

#### <span id="page-50-0"></span>**5.3.2.2 Long Frame Command and Response Format**

Long frames allow for the transmission of data nibbles for register writes. The device can provide register data in response to a read or write request. The Long Frame format is shown in [Figure 44](#page-50-1). Long Frame commands and responses are defined in [Section 5.3.6](#page-51-1).

<b>Start Bits</b>				<b>Sensor</b> <b>Address</b>		<b>Function Code</b>			<b>Register Address</b>							<b>Data</b>					<b>CRC</b>					Response		
									S2  S1  S0   Sy  SA0   SA1   SA2   Sy   FC0   FC1   FC2   Sy   RA0   RA1   RA2   Sy   RA3   RA4   RA5   Sy   D0   D1   D2   Sy   D3   C2   C1   Sy   C0																	<b>RC</b>	R <sub>D</sub> 1	R <sub>D</sub> <sub>0</sub>
																										\$1E2	\$3FI	\$3FF

**Figure 44. Programming Mode Via PSI5 Long Command and Response Format**

### <span id="page-50-1"></span>**5.3.3 Command Message CRC**

Programming mode command error checking is accomplished by a 3-bit CRC. The 3-bit CRC is calculated using all message bits except start bits and sync bits. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'. The data is provided to the CRC calculator in the order received (LSB first, SAdr, FC, RAdr, Data), and then augmented with three '0's. [Table 9](#page-36-0) shows some example CRC calculation values for 10-bit data transmissions.

The calculated CRC is then compared against the received 3-bit CRC (received MSB first). If a CRC mismatch is detected, the device responds with a CRC Error response as defined in [Section 5.3.7](#page-51-2).

## **5.3.4 Command Sync Pulse Blanking Time**

In Programming Mode and Programming Mode Entry, the device employs a fixed Sync Pulse blanking time of t<sub>SYNC</sub> OFF 500 regardless of the state of the BLANKTIME bit.

### **5.3.5 Command Timeout**

In the event that the device does not detect a sync pulse within a 4-bit window time (missing sync bit), the command reception will be terminated and the device will respond to the next sync pulse with a Short Frame Framing Error response as defined in [Section 5.3.7](#page-51-2).

![](_page_51_Picture_0.jpeg)

## <span id="page-51-1"></span>**5.3.6 Programming Mode Via PSI5 Command and Response Summary**

#### **Table 18. Programming Mode Via PSI5 Commands and Responses**

![](_page_51_Picture_268.jpeg)

**Note:** When reading the last address in the data array, RData+1 will always return 0x00.

#### <span id="page-51-0"></span>**Table 19. Programming Mode Via PSI5 Response Code Definitions**

![](_page_51_Picture_269.jpeg)

## <span id="page-51-2"></span>**5.3.7 Programming Mode Via PSI5 Error Response Summary**

#### **Table 20. Error Response Summary**

![](_page_51_Picture_270.jpeg)

\* ErrN is transmitted in the 4 LSBs of RD1. All other bits in the response data field are set to '0'.

![](_page_52_Picture_0.jpeg)

## <span id="page-52-0"></span>**5.4 OTP Programming Via PSI5 Procedure**

- 1. Enter Programming Mode.
- 2. Load desired data into the OTP shadow registers using PSI5 Long Write commands.
- 3. Send "Execute Programming of NVM" Short command.
- 4. Set  $V_{CC} = V_{PP}$  prior to, or within t<sub>PROG HOLD</sub> after the "Execute Programming of NVM" Command has been transmitted. There is an internal delay of t<sub>PROG\_ARRAY</sub> after the "Execute Programming of NVM" Command is received until the OTP programming begins.
- 5. Delay a minimum of t<sub>PROG</sub> <sub>USER</sub>. During the OTP Write sequence, sync pulses will be ignored. However, transmission of sync pulses during the OTP Write sequence should be prevented.
- 6. Read the SC register and verify IDEF B flag is set (indicating the write is complete and successful, and the shadow registers have been refreshed with the OTP contents).
- 7. Read the OTP register values and compare to the desired values.

![](_page_53_Picture_0.jpeg)

## **6 SPI Diagnostic and Programming Mode**

SPI Diagnostic and Programming Mode allows for the following functions:

- Programming of the OTP array
- Reading of memory registers

SPI transfers follow CPOL = 0, CPHA = 0, MSB first convention. [Figure 7](#page-10-1) shows the SPI transfer timing, and Figure 45 shows the SPI transfer protocol.

![](_page_53_Figure_6.jpeg)

#### **Figure 45. SPI Transfer Protocol**

The following operations are supported in DPM:

- Register pointer write
- Register pointer read
- Register data write
- Register data read
- Acceleration data read

### **6.1 Communication Error Detection**

#### **6.1.1 Data Input Parity Detection**

All commands except for the DPM Entry command employ odd parity to ensure data integrity. For Read commands, the parity bit is located in bit D10, and the parity is calculated using bits D15 through D11. For Write commands, the parity bit is located in bit D9, and the parity is calculated using bits D15 through D0. If a parity error is detected, both the current and subsequent commands are ignored, and the parity fault response is transmitted during the subsequent SPI transfer.

#### **6.1.2 Data Output Parity**

All responses except for the DPM entry response employ odd parity to ensure data integrity. Parity is calculated using the entire 16-bit message.

### **6.2 DPM Entry**

DPM can be activated at any time during the operation of the device, provided the SPI DPM Entry command is the first command transmitted. If an incorrect DPM Entry command is received, DPM is locked out, and cannot be activated until the device is reset.

The device responds to the DPM Entry command with the logical complement of the received data as confirmation that it has been received correctly. Upon completion of a successful transfer DPM is activated. Once activated, the device will remain in DPM until a reset condition occurs.

Following successful transmission of the DPM Entry command, DPM operations may be completed in any order.

![](_page_54_Picture_0.jpeg)

## **6.3 DPM Command/Response Summary**

[Table 21](#page-54-0) provides a summary of SPI commands and responses.

<span id="page-54-0"></span>![](_page_54_Picture_311.jpeg)

![](_page_54_Picture_312.jpeg)

## **6.4 Register Pointer Operations**

Access to internal registers is accomplished via a pointer register. The pointer contains the address of the register affected by register data write and read operations. Two register pointer operations are provided: Register Pointer Write, and Register Pointer Read. Command and response information is shown in [Table 21.](#page-54-0)

## **6.5 Register Data Operations**

Two register operations are provided: Register Write, and Register Read. In each case, the address of the affected register is contained in the register pointer.

## **6.5.1 Register Write Command**

The Register Write command format is shown in [Table 21](#page-54-0). The least significant 8 bits of the Register Write command message contain the data to be written to the register pointed to by the register pointer. The least significant 8 bits of the Register Write response message contain the address of the register that was modified.

The write to the register is executed during the clock cycle immediately after  $\overline{\text{CS}}$  is deasserted.

![](_page_55_Picture_0.jpeg)

## **6.5.2 Register Read Command**

The Register Read command format is shown in [Table 21](#page-54-0). The least significant 8 bits of the Register Read command message are ignored. The least significant 8 bits of the Register Read response message contain the contents of the register pointed to by the register pointer.

16 bit register reads are possible using consecutive Register Read commands. The high byte of a 16 bit register will automatically be frozen on a read of the low byte of the register.

#### **6.5.3 Acceleration Data Read Operations**

The Acceleration Data Read command format is shown in [Table 21.](#page-54-0) The response to this command provides either 8-bit, or 10-bit acceleration data depending on the state of the DATASIZE bit in the DEVCFG2 register.

![](_page_55_Picture_231.jpeg)

#### **6.5.4 Error Responses**

#### **6.5.4.1 Response to Invalid Commands**

Reference [Table 21](#page-54-0) for responses to Invalid Commands.

#### **6.5.4.2 Parity Fault Response**

If the device detects a Command Parity fault, the current, and subsequent SPI commands are ignored and the device responds to the subsequent message with the Parity Fault response, as shown in [Table 21.](#page-54-0)

### **6.6 SPI OTP Programming Procedure**

- 1. Set  $V_{CC} = V_{PP}$ .
- 2. Enter SPI DPM.
- 3. Load desired data into the OTP shadow registers using SPI Write commands.
	- a. Write the desired contents of DEVCFG2 (\$05) to address \$05
	- b. Write the desired contents of DEVCFG2 (\$05) to address \$1E
	- c. Write the desired contents of DEVCFG3 (\$06) to address \$06
	- d. Write the desired contents of DEVCFG3 (\$06) to address \$1F
	- e. Write the desired contents of DEVCFG4 (\$07) to address \$07
	- f. Write the desired contents of DEVCFG4 (\$07) to address \$20
	- g. Write the desired contents of DEVCFG5 (\$08) to address \$08
	- h. Write the desired contents of DEVCFG5 (\$08) to address \$21
	- i. Write the desired contents of DEVCFG6 (\$09) to address \$09
	- j. Write the desired contents of DEVCFG6 (\$09) to address \$22
	- k. Write the desired contents of DEVCFG7 (\$0A) to address \$0A
	- l. Write the desired contents of DEVCFG7 (\$0A) to address \$23
	- m.Write the desired contents of DEVCFG8 (\$0B) to address \$0B
	- n. Write the desired contents of DEVCFG8 (\$0B) to address \$24
	- o. Write the desired contents of MFG\_ID (\$0D) to address \$0D
	- p. Write the desired contents of MFG\_ID (\$0D) to address \$2E
- 4. Write 0x05 to register \$44 to initiate the NVM programming.
- 5. Delay a minimum of t<sub>PROG</sub> ARRAY
- 6. Read the SC register and verify the IDEF B flag is set (indicating the write is complete and successful).

![](_page_56_Picture_0.jpeg)

## <span id="page-56-0"></span>**7 Package**

## **7.1 Case Outline Drawing**

Reference Freescale Case Outline Drawing # 98ASA00090D

http://www.freescale.com/files/shared/doc/package\_info/98ASA00090D.pdf

## **7.2 Recommended Footprint**

Reference Freescale Application Note AN3111, latest revision:

http://www.freescale.com/files/sensors/doc/app\_note/AN3111.pdf

![](_page_57_Picture_0.jpeg)

## **8 Revision History**

\_\_\_\_

## **Table 22. Revision History**

![](_page_57_Picture_47.jpeg)

![](_page_58_Picture_0.jpeg)

#### **How to Reach Us:**

**Home Page:**  freescale.com

**Web Support:**  freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/salestermsandconditions](http://www.freescale.com/salestermsandconditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SafeAssure and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

![](_page_58_Picture_8.jpeg)

Document Number: MMA52xxLW Rev. 1 03/2014