

Switching Regulator IC for Boost Converter

Current Mode Control w/ 45V/1.75A MOSFET

■ GENERAL DESCRIPTION

■ PACKAGE OUTLINE

The **NJW4132** is a boost converter with 45V/1.75A MOSFET. It corresponds to high oscillating frequency, and Low ESR Output Capacitor (MLCC) within wide input range from 4.5V to 40V.

Therefore, the **NJW4132** can realize downsizing of applications with a few external parts so that adopts current mode control.

Also, it has a soft start function, external clock synchronization, over current protection and thermal shutdown circuit.

It is suitable for boost application to a Car Accessory, Office Automation Equipment, Industrial Instrument and so on.



NJW4132U2

■ FEATURES

- Current Mode Control
- External Clock Synchronization

Wide Operating Voltage RangeSwitching Current4.5V to 40V1.75A min.

- PWM Control
- Built-in Compensation Circuit
- Correspond to Ceramic Capacitor (MLCC)

Oscillating Frequency
 300kHz typ. (A ver.)

700kHz typ. (B ver.)

2.0MHz typ. (C ver.)


Soft Start Function
 10ms typ.

- UVLO (Under Voltage Lockout)
- Over Current Protection (Hiccup type)
- Thermal Shutdown Protection
- Standby Function
- Package OutlineNJW4132U2 : SOT-89-5-2

■ PRODUCT CLASSIFICATION

Part Number	Version	Oscillation Frequency	Package	Operating Temperature Range
NJW4132U2-A	Α	300kHz typ.	SOT-89-5-2	General Spec. -40°C to +85°C
NJW4132U2-B	В	700kHz typ.	SOT-89-5-2	General Spec. -40°C to +85°C
NJW4132U2-C	С	2.0MHz typ.	SOT-89-5-2	General Spec. -40°C to +85°C

■ PIN CONFIGURATION




PIN FUNCTION

- 1. SW
- 2. GND
- 3. IN-
- 4. EN/SYNC
- 5. V⁺

NJW4132U2

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	MAXIMUM RATINGS	UNIT
Supply Voltage	V ⁺	+45	V
SW pin Voltage	V_{SW}	+45	V
IN- pin Voltage	V _{IN-}	-0.3 to +6	V
EN/SYNC pin Voltage	V _{EN/SYNC}	+45	V
Power Dissipation	P_D	SOT-89-5-2 625 (*1) 2,400 (*2)	mW
Junction Temperature Range	Tj	-40 to +150	°C
Operating Temperature Range	T _{opr}	-40 to +85	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C

^{(*1):} Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JEDEC standard, 2Layers)

(For 4Layers: Applying 74.2×74.2mm inner Cu area and a thermal via hole to a board based on JEDEC standard JESD51-5)

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V ⁺	4.5	_	40	V
External Clock Input Range A version B version C version	f _{SYNC}	290 690 1,800	_ _ _	500 1,000 2,400	kHz


^{(*2):} Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JEDEC standard, 4Layers)

■ ELECTRICAL CHARACTE	RISTICS	(Unless otherv	vise noted,	V ⁺ =V _{EN./S}	_{YNC} =12V, T	a=25°C)
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
	•					
Under Voltage Lockout Block						
ON Threshold Voltage	V_{T_ON}	$V^{\dagger} = L \rightarrow H$	4.2	4.35	4.5	V
OFF Threshold Voltage	V_{T_OFF}	$V^{\dagger} = H \rightarrow L$	4.1	4.25	4.4	V
Hysteresis Voltage	V _{HYS}		70	100	_	mV
Soft Start Block						
Soft Start Time	T _{SS}	V _B =0.95V	5	10	15	ms
			L			
Oscillator Block						
		A version, V _{IN-} =0.9V	270	300	330	kHz
Oscillation Frequency	f _{OSC}	B version, V _{IN-} =0.9V	630	700	770	kHz
		C version, V _{IN-} =0.9V	1.82	2.0	2.2	MHz
Oscillation Frequency		A version, V _{IN-} =0.4V	_	50	_	kHz
OCP operates	f _{OSC_LIM}	B version, V _{IN-} =0.4V	_	117	_	kHz
OCI Operates		C version, V _{IN-} =0.4V	_	410	_	kHz
Oscillation Frequency deviation (Supply voltage)	f_{DV}	V ⁺ =4.5V to 40V	_	1	_	%
Oscillation Frequency deviation (Temperature)	f _{DT}	Ta=-40°C to +85°C	_	5	_	%
Error Amplifier Block	'	1	·		•	<u>I</u>
Reference Voltage	V _B		-1.0%	1.0	+1.0%	V
Input Bias Current	I _B		-0.1	_	0.1	μ A
'			·			
PWM Comparate Block						
Maximum Duty Cycle	МЪ	A version, B version, V _{IN-} =0.9V	85	90	_	%
Maximum Duty Cycle	$M_{AX}D_{UTY}$	C version, V _{IN-} =0.9V	80	85	_	%
Minimum ON Timed		A version	_	300	425	ns
Minimum ON Time1	t _{ON-min1}	B version	_	110	155	ns
(Use Built-in Oscillator)		C version	_	80	120	ns
		A version, f _{SYNC} =400kHz	_	220	355	ns
Minimum ON Time2	t _{ON-min2}	B version, f _{SYNC} =800kHz	_	90	125	ns
(Use Ext CLK)	-514111112	C version, f _{SYNC} =2.2MHz	_	80	120	ns
	•					<u> </u>
OCP Block	1			1	_	T
COOL DOWN Time	t _{COOL}		_	42	_	ms
Output Block						
Output ON Resistance	R _{ON}	I _{SW} =1A	_	0.4	0.65	Ω
Switching Current Limit	I _{LIM}		1.75	2.1	2.25	Α
SW Leak Current	I _{LEAK}	V _{EN/SYNC} =0V, V _{SW} =45V	_	_	1	μA
	·LEAN	- LIN/OTING CT, TOVY TOT	- I		· ·	μ,


■ ELECTRICAL CHARACTER	ISTICS	(Unless otherwise noted, V ⁺ =V _{EN/SYNC} =12V, Ta=25°C)				
PARAMETER	SYMBOL TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Standby Control Block						
ON Control Voltage	V_{ON}	$V_{EN/SYNC} = L \rightarrow H$	1.6	1	V ⁺	V
OFF Control Voltage	V_{OFF}	$V_{EN/SYNC} = H \rightarrow L$	0	_	0.5	V
Input Bias Current	I _{EN}	A version, B version, V _{ENSYNC} =12V	_	165	300	μА
(EN/SYNC pin)		C version, V _{EN/SYNC} =12V	_	250	400	μ A
General Characteristics						
		A version, R _L =no load, V _{IN-} =0.9V	_	2.1	2.65	mA
Quiescent Current	I _{DD}	B version, R _L =no load, V _{IN} =0.9V	_	2.5	3.0	mA
		C version, R _L =no load, V _{IN-} =0.9V	_	3.5	4.0	mA
Standby Current	I _{DD_STB}	V _{EN/SYNC} =0V	_	-	1	μA

■ TYPICAL APPLICATIONS


Boost Converter




Buck-Boost (SEPIC) Converter





■ TYPICAL CHARACTERISTICS (A, B, C version)







Reference Voltage vs. Temperature







■ TYPICAL CHARACTERISTICS (A, B, C version)














■ TYPICAL CHARACTERISTICS (A version)



















■ TYPICAL CHARACTERISTICS (B version)

















■ TYPICAL CHARACTERISTICS (C version)








Quiescent Current vs. Supply Voltage

(C ver., R_L=no load, V_{IN}=0.9V, Ta=25°C)









Technical Information

■ PIN DESCRIPTIONS

I II DECORUIT		
PIN NAME	PIN NUMBER	FUNCTION
SW	1	Switch Output pin of Power MOSFET
GND	2	GND pin
IN-	3	Output Voltage Detecting pin Connects output voltage through the resistor divider tap to this pin in order to voltage of the IN- pin become 1.0V.
EN/SYNC	4	Standby Control pin The EN/SYNC pin internally pulls down with $100k\Omega$. Normal Operation at the time of High Level. Standby Mode at the time of Low Level or OPEN. Moreover, it operates by inputting clock signal at the oscillatory frequency that synchronized with the input signal.
V ⁺	5	Power Supply pin for Power Line

■ Description of Block Features

1. Basic Functions / Features

Error Amplifier Section (ER-AMP)

1.0V±1% precise reference voltage is connected to the non-inverted input of this section.

To set the output voltage, connects converter's output to inverted input of this section (IN- pin). If requires output voltage, inserts resistor divider.

Because the optimized compensation circuit is built-in, the application circuit can be composed of minimum external parts.

• PWM Comparator Section (PWM), Oscillation Circuit Section (OSC)

The NJW4132 uses a constant frequency, current mode step up architecture. The oscillation frequency are 300kHz (typ.) at A version, 700kHz (typ.) at B version and 2.0MHz (typ.) at C version. The PWM signal is output by feedback of output voltage and slope compensation switching current at the PWM comparator block.

The maximum duty ratio is 90% (typ.) in A version and B version.

Minimum ON time is limited in the inside of the IC. (Table 1.)

Table 1. Minimum ON time of NJW4132

	A version	B version	C version
	$(f_{OSC} = 300kHz)$	(f _{OSC} =700kHz)	$(f_{OSC} = 2.0MHz)$
Use Built-in Oscillator	300ns typ.	110ns typ.	80ns typ.
Use External	220ns typ.	90ns typ.	80ns typ.
Clock	(@ f _{SYNC} =400kHz)	(@ f _{SYNC} =800kHz)	(@ f _{SYNC} =2.2MHz)

The boost converter of ON time is decided the following formula.

$$ton = \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times \frac{1}{f_{OSC}} [s]$$

V_{IN} shows input voltage and V_{OUT} shows output voltage.

When the ON time becomes below in t_{ON-min} , in order to maintain output voltage at a stable state, change of duty or pulse skip operation may be performed.

Power MOSFET (SW Output Section)

The power is stored in the inductor by the switch operation of built-in power MOSFET. The output current is limited to 1.75A(min.) the overcurrent protection function.

Power Supply, GND pin (V⁺ and GND)

In line with switching element drive, current flows into the IC according to frequency. If the power supply impedance provided to the power supply circuit is high, it will not be possible to take advantage of IC performance due to input voltage fluctuation. Therefore connect the input capacitor near V^{\dagger} pin – the GND pin. When an IC and an input capacitor are far, insert bypass capacitor generally $0.1\mu F$, and lower the high frequency impedance.

Technical Information

- Description of Block Features (Continued)
- 2. Additional and Protection Functions / Features
 - Under Voltage Lockout (UVLO)

The UVLO circuit operating is released above V^+ =4.35V(typ.) and IC operation starts. When power supply voltage is low, IC does not operate because the UVLO circuit operates. There is 100mV(typ.) width hysteresis voltage at rise and decay of power supply voltage. Hysteresis prevents the malfunction at the time of UVLO operating and releasing.

Soft Start Function (Soft Start)

The output voltage of the converter gradually rises to a set value by the soft start function. The soft start time is 10ms (typ.). It is defined with the time of the error amplifier reference voltage becoming from 0V to 0.95V. The soft start circuit operates after the release UVLO and/or recovery from thermal shutdown.




Fig. 1. Startup Timing Chart

- Description of Block Features (Continued)
 - Over Current Protection Circuit (OCP)

NJW4132 contains overcurrent protection circuit of hiccup architecture. The overcurrent protection circuit of hiccup architecture is able to decrease heat generation at the overload.

The NJW4132 output returns automatically along with release from the over current condition.

At when the switching current becomes I_{LIM} or more, the overcurrent protection circuit is stopped the MOSFET output. The switching output holds low level down to next pulse output at OCP operating.

When IN- pin voltage becomes 0.75V or less, it oscillation frequency decreases to approximately 17%

At the same time starts pulse counting, and stops the switching operation when the overcurrent detection continues approx 7ms (@ A ver.), 5ms (@ B ver.) and 2ms (@C ver.).

After NJW4132 switching operation was stopped, it restarts by soft start function after the cool down time of approx 42ms (typ.).




Fig. 2. Timing Chart at Over Current Detection

Thermal Shutdown Function (TSD)

When Junction temperature of the NJW4132 exceeds the 160°C*, internal thermal shutdown circuit function stops SW function. When junction temperature decreases to 145°C* or less, SW operation returns with soft start operation.

The purpose of this function is to prevent malfunctioning of IC at the high junction temperature. Therefore it is not something that urges positive use. You should make sure to operate within the junction temperature range rated (150°C). (* Design value)

Standby Function

The NJW4132 stops the operating and becomes standby status when the EN/SYNC pin becomes less than 0.5V. The EN/SYNC pin internally pulls down with $100k\Omega$, therefore the NJW4132 becomes standby mode when the EN/SYNC pin is OPEN. You should connect this pin to V⁺ when you do not use standby function.

- Description of Block Features (Continued)
 - External Clock Synchronization

By inputting a square wave to EN/SYNC pin, can be synchronized to an external frequency. You should fulfill the following specification about a square wave. (Table 2.)

Table 2. The input square wave to an EN/SYNC pin.

	A version	B version	C version		
	$(f_{OSC} = 300kHz)$	(f _{OSC} =700kHz)	$(f_{OSC} = 2.0MHz)$		
Input Fraguenay	290kHz to	690kHz to	1.8MHz to		
Input Frequency	500kHz	1,000kHz	2.4MHz		
Duty Cycle	20% to 80%	35% to 65%	40% to 60%		
Voltage		1.6V or more at High level			
magnitude	0.5V or less at Low level				

The trigger of the switching operating at the external synchronized mode is detected to the rising edge of the input signal. At the time of switching operation from standby or asynchronous to synchronous operation, it has set a delay time approx $20\mu s$ to $30\mu s$ (@ A ver.) , $10\mu s$ to $20\mu s$ (@ B ver.) and $3\mu s$ to $8\mu s$ (@ C ver.) in order to prevent malfunctions. (Fig. 3.)




Fig. 3. Switching Operation by External Synchronized Clock

■ Application Information

Inductors

Because a large current flows to the inductor, you should select the inductor with the large current capacity not to saturate. Optimized inductor value is determined by the input voltage and output voltage.

The Optimized inductor value: (It is a reference value.)

$$V_{IN}=5V \rightarrow V_{OUT}=12V$$
 : L < = $10\mu H$

You should set the inductor as a guide from above mentioned value to half value.

Reducing L decreases the size of the inductor. However a peak current increases and adversely affects the efficiency. (Fig. 4.)

Moreover, you should be aware that the output current is limited because it becomes easy to operating to the overcurrent limit.

The peak current is decided the following formula.

$$\boldsymbol{I}_{\text{IN}} = \frac{\boldsymbol{V}_{\text{OUT}} \times \boldsymbol{I}_{\text{OUT}}}{\eta \times \boldsymbol{V}_{\text{IN}}} \left[\boldsymbol{A}\right]$$

$$\Delta I_{L} = \frac{\left(V_{\text{OUT}} - V_{\text{IN}}\right) \times V_{\text{IN}}}{L \times V_{\text{OUT}} \times f_{\text{OSC}}} \left[A\right]$$

$$lpk = l_{IN} + \frac{\Delta l_{L}}{2} [A]$$




Fig. 4. Inductor Current State Transition (Continuous Conduction Mode)

Technical Information

■ Application Information (Continued)

Catch Diode

When the switch element is in OFF cycle, power stored in the inductor flows via the catch diode to the output capacitor. Therefore during each cycle current flows to the diode in response to load current. Because diode's forward saturation voltage and current accumulation cause power loss, a Schottky Barrier Diode (SBD), which has a low forward saturation voltage, is ideal.

An SBD also has a short reverse recovery time. If the reverse recovery time is long, through current flows when the switching transistor transitions from OFF cycle to ON cycle. This current may lower efficiency and affect such factors as noise generation.

When the switch element is in ON cycle, a reverse voltage flows to SBD. Therefore you should select a SBD that has reverse voltage rating greater than maximum output voltage. The power loss, which stored in output capacitor, will be increase due to increasing reverse current through SBD at high temperature. Therefore, there is cases preferring reverse current characteristics to forward current characteristic in order to improve efficiency.

Input Capacitor

Transient current flows into the input section of a switching regulator responsive to frequency. If the power supply impedance provided to the power supply circuit is large, it will not be possible to take advantage of the NJW4132 performance due to input voltage fluctuation. Therefore insert an input capacitor as close to the MOSFET as possible.

Output Capacitor

An output capacitor stores power from the inductor, and stabilizes voltage provided to the output. Because NJW4132 corresponds to the output capacitor of low ESR, the ceramic capacitor is the optimal for compensation.

The Optimized capacitor value: (It is a reference value.)

$$V_{OUT} = 12V$$
 : $C_{OUT} > = 22 \mu F$

In addition, you should consider varied characteristics of capacitor (a frequency characteristic, a temperature characteristic, a DC bias characteristic and so on) and unevenness peculiar to a capacitor supplier enough.

Therefore when selecting a capacitors, you should confirm the characteristics with supplier datasheets.

When selecting an output capacitor, you must consider Equivalent Series Resistance (ESR) characteristics, ripple current, and breakdown voltage.

The output ripple noise can be expressed by the following formula.

$$V_{ripple(p-p)} = ESR \times \Delta I_L [V]$$

The effective ripple current that flows in a capacitor (I_{ms}) is obtained by the following equation.

$$I_{rms} = \sqrt{I_{PK}^2 - I_{OUT}^2}$$
 [Arms]

Technical Information

- Application Information (Continued)
 - Setting Output Voltage, Compensation Capacitor

The output voltage V_{OUT} is determined by the relative resistances of R1, R2. The current that flows in R1, R2 must be a value that can ignore the bias current that flows in ER AMP.

$$V_{OUT} = \left(\frac{R2}{R1} + 1\right) \times V_{B} [V]$$

The zero points are formed with R2 and C_{FB} , and it makes for the phase compensation of NJW4132. The zero point is shown the following formula.

$$\textbf{f}_{z_1} = \frac{1}{2 \times \pi \times R2 \times C_{\text{FB}}} \left[\textbf{Hz} \right]$$

You should set the zero point as a guide from 20kHz to 60kHz. Please optimize C_{FB} by application.

- Application Information (Continued)
 - Board Layout

In the switching regulator application, because the current flow corresponds to the oscillation frequency, the substrate (PCB) layout becomes an important.

You should attempt the transition voltage decrease by making a current loop area minimize as much as possible. Therefore, you should make a current flowing line thick and short as much as possible. Fig.5. shows a current loop at Boost converter.




Fig. 5. Current Loop at Boost Converter

Concerning the GND line, it is preferred to separate the power system and the signal system, and use single ground point.

The voltage sensing feedback line should be as far away as possible from the inductance. Because this line has high impedance, it is laid out to avoid the influence noise caused by flux leaked from the inductance.

Fig. 6. shows example of wiring at boost converter. Fig. 7. shows the PCB layout example.





Fig. 6. Board Layout at Boost Converter

■ Application Information (Continued)



Connect Signal GND line and Power GND line on backside pattern

Fig. 7. Layout Example (upper view)

Technical Information

■ Calculation of Package Power

A lot of the power consumption of boost converter occurs from the internal switching element (Power MOSFET). Power consumption of NJW4132 is roughly estimated as follows.

Input Power: $P_{IN} = V_{IN} \times I_{IN} \quad [W]$ Output Power: $P_{OUT} = V_{OUT} \times I_{OUT} \quad [W]$

Diode Loss: $P_{DIODE} = V_F \times I_{L(avg)} \times OFF \text{ duty } [W]$ NJW4132 Power Consumption: $P_{LOSS} = P_{IN} - P_{OUT} - P_{DIODE}$ [W]

Where:

 $\begin{array}{lll} V_{\text{IN}} & : \text{Input Voltage for Converter} & I_{\text{IN}} & : \text{Input Current for Converter} \\ V_{\text{OUT}} & : \text{Output Voltage of Converter} & I_{\text{OUT}} & : \text{Output Current of Converter} \\ V_{\text{F}} & : \text{Diode's Forward Saturation Voltage} & I_{\text{L(avg)}} & : \text{Inductor Average Current} \end{array}$


OFF duty : Switch OFF Duty Cycle

Efficiency (η) is calculated as follows.

$$\eta = (P_{OUT} \div P_{IN}) \times 100 [\%]$$

You should consider temperature derating to the calculated power consumption: P_D.

You should design power consumption in rated range referring to the power dissipation vs. ambient temperature characteristics (Fig. 8).



- (*3): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JEDEC standard, 2Layers)
- (*4): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JEDEC standard, 4Layers)

 (For 4Layers: Applying 74.2×74.2mm inner Cu area and a thermal via hole to a board based on JEDEC standard JESD51-5)


Fig. 8. Power Dissipation vs. Ambient Temperature Characteristics

■ Application Design Examples

Boost Converter Application Circuit

IC : NJW4132U2-B


 $\begin{array}{lll} \text{Input Voltage} & : V_{\text{IN}} = 5V \\ \text{Output Voltage} & : V_{\text{OUT}} = 12V \\ \text{Output Current} & : I_{\text{OUT}} = 400\text{mA} \\ \text{Oscillation frequency} & : fosc = 700\text{kHz} \end{array}$




Reference	Qty.	Part Number	Description	Manufacturer
IC	1	NJW4132U2-B	Internal 45V MOSFET SW.REG. IC	New JRC
L	1	CDRH8D28HPNP-100N	Inductor 10μH, 3.4A	Sumida
SBD	1	CMS16	Schottky Diode 40V, 3A	Toshiba
C _{IN}	1	10μF	Ceramic Capacitor 3225 10µF, 50V, X5R	Murata
C _{OUT}	1	22μF	Ceramic Capacitor 3225 22µF, 16V, B	Murata
C_FB	1	15pF	Ceramic Capacitor 1608 15pF, 50V, CH	Std.
R_{FB}	1	0Ω (Short)	Optional	_
R1	1	20kΩ	Resistor 1608 20kΩ, ±1%, 0.1W	Std.
R2	1	220kΩ	Resistor 1608 220kΩ, ±1%, 0.1W	Std.

Technical Information

■ Application Characteristics





[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.