

36-Mbit (1 M × 36/512 K × 72) Pipelined Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250 and 167 MHz
- Registered inputs and outputs for pipelined operation
- 2.5 V core power supply
- 2.5 V power supply
- Fast clock-to-output times
 □ 2.6 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Single-cycle Chip Deselect
- CY7C1440AV25 available in Pb-free and non-Pb-free 165-ball FBGA package. CY7C1446AV25 available in non-Pb-free 209-ball FBGA package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" Sleep Mode Option

Functional Description

The CY7C1440AV25/CY7C1446AV25 SRAM integrates 1 M × 36/512 K × 72 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all <u>addresses</u>, all data inputs, address-pipelining Chip Enable ($\overline{\text{CE}}_1$), depth-expansion Chip Enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW $_X$, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle. This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

The CY7C1440AV25/CY7C1446AV25 operates from a +2.5 V core power supply while all outputs may operate with a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

For a complete list of related documentation, click here.


Selection Guide

Description	250 MHz	167 MHz	Unit
Maximum Access Time	2.6	3.4	ns
Maximum Operating Current	435	335	mA
Maximum CMOS Standby Current	120	120	mA

Cypress Semiconductor Corporation Document Number: 001-70167 Rev. *E




Logic Block Diagram - CY7C1440AV25





Logic Block Diagram - CY7C1446AV25





Contents

Pin Configurations	5
Pin Definitions	7
Functional Overview	
Single Read Accesses	8
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	9
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	9
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	
Truth Table	
Truth Table for Read/Write	
Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP AG Guitable and Addition	
TAP AC Switching Characteristics	
2.5 V TAP AC Central and Francisco	
2.5 V TAP AC Output Load Equivalent	17
TAP DC Electrical Characteristics	47
and Operating Conditions	
Identification Register Definitions	18

Scan Register Sizes	18
Instruction Codes	18
Boundary Scan Order	19
Boundary Scan Order	20
Maximum Ratings	21
Operating Range	21
Electrical Characteristics	21
DC Electrical Characteristics	21
Capacitance	22
Thermal Resistance	22
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	24
Ordering Information	28
Ordering Code Definitions	28
Package Diagrams	
Acronyms	
Document Conventions	31
Units of Measure	31
Document History Page	32
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	33
Products	33
PSoC® Solutions	33
Cypress Developer Community	
Technical Support	



Pin Configurations

Figure 1. 165-ball FBGA (15 \times 17 \times 1.4 mm) pinout CY7C1440AV25 (1 M \times 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE ₁	\overline{BW}_C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	BW _D	\overline{BW}_A	CLK	GW	ŌE	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQP_B
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
F	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ_B
Н	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	Α	NC	V_{SS}	V_{DDQ}	NC	DQP_A
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



Pin Configurations (continued)

Figure 2. 209-ball FBGA (14 × 22 × 1.76 mm) pinout CY7C1446AV25 (512 K × 72)

	1	2	3	4	5	6	7	8	9	10	11
Α	DQ_G	DQ_G	Α	CE ₂	ADSP	ADSC	ADV	CE ₃	Α	DQ _B	DQ _B
В	DQ_G	DQ_G	BWS _C	BWS _G	NC/288N	BW	Α	BWS _B	BWS _F	DQ _B	DQ _B
С	DQ_G	DQ_G	BWS _H	BWS _D	NC/144N	Œ ₁	NC/576M	BWS _E	BWS _A	DQ _B	DQ _B
D	DQ_G	DQ_G	V_{SS}	NC	NC/1G	ŌĒ	GW	NC	V_{SS}	DQ _B	DQ _B
E	DQP_G	DQP_C	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V _{DD}	V_{DDQ}	V_{DDQ}	DQP _F	DQP _B
F	DQ _C	DQ_C	V_{SS}	V_{SS}	V _{SS}	NC	V _{SS}	V_{SS}	V_{SS}	DQ_F	DQ_F
G	DQ_C	DQ_C	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V _{DD}	V_{DDQ}	V_{DDQ}	DQ_F	DQ_F
Н	DQ_C	DQ_C	V_{SS}	V_{SS}	V_{SS}	NC	V_{SS}	V_{SS}	V_{SS}	DQ_F	DQ_F
J	DQ_C	DQ_C	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_F	DQ_F
K	NC	NC	CLK	NC	V_{SS}	V_{SS}	V _{SS}	NC	NC	NC	NC
L	DQ_H	DQ_H	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_A	DQ_A
М	DQ _H	DQ_H	V_{SS}	V_{SS}	V _{SS}	NC	V _{SS}	V_{SS}	V_{SS}	DQ_A	DQ _A
N	DQ_H	DQ_H	V_{DDQ}	V_{DDQ}	V_{DD}	NC	V_{DD}	V_{DDQ}	V_{DDQ}	DQ_A	DQ_A
Р	DQ _H	DQ_H	V_{SS}	V_{SS}	V_{SS}	ZZ	V _{SS}	V_{SS}	V_{SS}	DQ_A	DQ _A
R	DQP_D	DQP_H	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQP _A	DQP _E
Т	DQ_D	DQ_D	V_{SS}	NC	NC	MODE	NC	NC	V_{SS}	DQ _E	DQ _E
U	DQ_D	DQ_D	NC/72M	Α	Α	Α	Α	Α	Α	DQ_E	DQ_E
V	DQ _D	DQ_D	Α	Α	Α	A1	Α	Α	Α	DQ _E	DQ _E
W	DQ_D	DQ_D	TMS	TDI	Α	A0	А	TDO	TCK	DQ_E	DQ _E



Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1:A0 are fed to the two-bit counter.
BW _A , BW _B , BW _C , BW _D , BW _E , BW _F , BW _G , BW _H	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW_X and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK . Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select/deselect the device. $\overline{\text{CE}_2}$ is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and CE_2 to select/deselect the device. Not connected for BGA. Where referenced, $\overline{\text{CE}_3}$ is assumed active throughout this document for BGA. $\overline{\text{CE}_3}$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs, DQPs	I/O- Synchronous	Bidirectional Data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tri-state condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{SS}	Ground	Ground for the core of the device.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.



Pin Definitions (continued)

Name	I/O	Description
MODE	Input-Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
TDO		Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be disconnected.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} .
TMS		Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} .
TCK		Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V_{SS} .
NC	-	No Connects. Not internally connected to the die
NC/72M, NC/144M, NC/288M, NC/576, NC/1G		No Connects . Not internally connected to the die. 72M, 144M, 288M, 576M and 1G are address expansion pins are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CO}$) is 2.6 ns (250-MHz device).

The CY7C1440AV25/CY7C1446AV25 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed Write circuitry.

Three synchronous Chip Selects (CE₁, CE₂, CE₃) and an asynchronous Output Enable ($\overline{\text{OE}}$) provide for easy bank selection and output tri-state control. ADSP is ignored if CE₁ is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{ADSP} or \overline{ADSC} is asserted LOW, (2) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (3) the Write signals (GW, BWE) are all deserted HIGH. \overline{ADSP} is ignored if \overline{CE}_1 is

HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 2.6 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single Read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will tri-state immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The Write signals (GW, BWE, and BW_X) and ADV inputs are ignored during this first cycle.

ADSP-trigge<u>red</u> Write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory <u>array</u>. If GW is HIGH, then the Write operation is controlled by BWE and BW_X signals.

The CY7C1440AV25/CY7C1446AV25 provides Byte Write capability that is described in the Write Cycle Descriptions table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{\rm X}$) input, will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will



remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1440AV25/CY7C1446AV25 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted HIGH, (3) CE1, CE2, CE3 are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and BWx) are asserted active to conduct a Write to the desired byte(s). ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self-timed Write mechanism has been provided to simplify the Write operations.

Because CY7C1440AV25/CY7C1446AV25 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1440AV25/CY7C1446AV25 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE₁, CE₂, CE₃, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Idress Address Address			
00	01	10	11	
01	10	11	00	
10	11	00	01	
11	00	01	10	

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	100	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



Truth Table

The truth table for CY7C1440AV25/CY7C1446AV25 follows. [1, 2, 3, 4, 5, 6]

Operation	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect Cycle, Power Down	None	Η	Х	Х	لــ	Х	L	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Χ	L	L	Х	Χ	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Х	Н	L	L	X	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	L	Χ	L	Н	L	Х	Х	Χ	L–H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	Н	L	Х	Х	Χ	L–H	Tri-State
Sleep Mode, Power Down	None	Χ	Χ	Χ	Н	Х	Х	Х	Х	Χ	Χ	Tri-State
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	L	Х	Χ	Х	Н	L–H	Tri-State
WRITE Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L–H	D
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
READ Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-State
READ Cycle, Continue Burst	Next	Χ	Χ	Χ	L	Н	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Χ	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-State
READ Cycle, Continue Burst	Next	Ι	Х	Χ	┙	X	Н	L	Н	L	L–H	Q
READ Cycle, Continue Burst	Next	Ι	Х	Х	L	Χ	Η	L	Н	Н	L–H	Tri-State
WRITE Cycle, Continue Burst	Next	Χ	Х	Х	L	Н	Н	L	L	Х	L–H	D
WRITE Cycle, Continue Burst	Next	Η	Х	Х	L	Χ	Н	L	L	Х	L–H	D
READ Cycle, Suspend Burst	Current	Χ	Х	X	Ы	Η	Η	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Χ	L	Х	Н	Н	L	Х	L–H	D

- 1. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 2. WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.

 3. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 BGA package has only two chip selects CE₁ and CE₂.
 The <u>SRAM</u> always initiates a read <u>cycle</u> when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1440AV25 follows. [7, 8, 9]

Function (CY7C1440AV25)	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A – (DQ _A and DQP _A)	Н	L	Н	Н	Н	L
Write Byte B – (DQ _B and DQP _B)	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C – (DQ _C and DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D – (DQ _D and DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

Truth Table for Read/Write

The Truth Table for Read/Write for CY7C1446AV25 follows. [7, 8, 9]

Function (CY7C1446AV25)	GW	BWE	BW _x
Read	Н	Н	X
Read	Н	L	All BW = H
Write Byte x – (DQ _x and DQP _x)	Н	L	L
Write All Bytes	Н	L	All BW = L

7. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
8. BWx represents any byte write signal. To enable any byte write BWx, a Logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.
9. Table only lists a partial listing of the byte write combinations. Any combination of BWx is valid. Appropriate write will be done based on which byte write is active.



IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1440AV25/CY7C1446AV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with IEEE Standard 1149.1.The TAP operates using JEDEC-standard 2.5 V I/O logic level.

The CY7C1440AV25/CY7C1446AV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW(Vss) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry.

Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 15. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 19 and Boundary Scan Order on page 20 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 18.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes on page 18. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the



instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required — that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #89 (for 165-ball FBGA package) or bit #138 (for 209-ball FBGA package). When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.


Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.






TAP Controller Block Diagram



TAP Timing

Figure 3. TAP Timing





TAP AC Switching Characteristics

Over the Operating Range

Parameter [10, 11]	Description	Min	Max	Unit
Clock				
t _{TCYC}	TCK Clock Cycle Time	50	_	ns
t _{TF}	TCK Clock Frequency	_	20	MHz
t _{TH}	TCK Clock HIGH time	20	_	ns
t _{TL}	TCK Clock LOW time	20	_	ns
Output Times		•		
t _{TDOV}	TCK Clock LOW to TDO Valid	_	10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0	_	ns
Set-up Times		•		
t _{TMSS}	TMS Set-up to TCK Clock Rise	5	_	ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	5	_	ns
t _{CS}	Capture Set-up to TCK Rise	5		ns
Hold Times		•		
t _{TMSH}	TMS Hold after TCK Clock Rise	5	_	ns
t _{TDIH}	TDI Hold after Clock Rise	5	_	ns
t _{CH}	Capture Hold after Clock Rise	5	_	ns

Notes

^{10.} t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.


11. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.



2.5 V TAP AC Test Conditions

Input pulse levels	V _{SS} to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

2.5 V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 2.5 V ± 0.125 V unless otherwise noted)

Parameter [12]	Description	Test Conditions		Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -1.0 mA	V _{DDQ} = 2.5 V	2.0	-	V
V _{OH2}	Output HIGH Voltage	I _{OH} = –100 μA	V _{DDQ} = 2.5 V	2.1	_	V
V _{OL1}	Output LOW Voltage	I _{OL} = 1.0 mA	V _{DDQ} = 2.5 V	-	0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	V _{DDQ} = 2.5 V	-	0.2	V
V _{IH}	Input HIGH Voltage		V _{DDQ} = 2.5 V	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		V _{DDQ} = 2.5 V	-0.3	0.7	V
I _X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



Identification Register Definitions

Instruction Field	CY7C1440AV25 (1 M × 36)	CY7C1446AV25 (512 K × 72)	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24)	01011	01011	Reserved for Internal Use
Architecture/Memory Type (23:18)	000000	000000	Defines memory type and architecture
Bus Width/Density (17:12)	100111	110111	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size (× 36)	Bit Size (× 72)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (165-ball FBGA package)	89	-
Boundary Scan Order (209-ball FBGA package)	-	138

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



Boundary Scan Order

165-ball FBGA [13, 14]

CY7C1440AV25 (1 M × 36)

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

Bit #	Ball ID
26	E11
27	D11
28	G10
29	F10
30	E10
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	B9
39	C10
40	A8
41	B8
42	A7
43	B7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	В3

Bit#	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit #	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes
13. Balls which are NC (No Connect) are Pre-Set LOW.
14. Bit# 89 is Pre-Set HIGH.



Boundary Scan Order

209-ball FBGA [15, 16]

CY7C1446AV25 (512 K × 72)

Bit #	Ball ID
1	W6
2	V6
3	U6
4	W7
5	V7
6	U7
7	T7
8	V8
9	U8
10	T8
11	V9
12	U9
13	P6
14	W11
15	W10
16	V11
17	V10
18	U11
19	U10
20	T11
21	T10
22	R11
23	R10
24	P11
25	P10
26	N11
27	N10
28	M11
29	M10
30	L11
31	L10
32	K11
33	M6
34	L6
35	J6

Bit #	Ball ID
36	F6
37	K8
38	K9
39	K10
40	J11
41	J10
42	H11
43	H10
44	G11
45	G10
46	F11
47	F10
48	E10
49	E11
50	D11
51	D10
52	C11
53	C10
54	B11
55	B10
56	A11
57	A10
58	C9
59	В9
60	A9
61	D7
62	C8
63	B8
64	A8
65	D8
66	C7
67	B7
68	A7
69	D6
70	G6

Bit#	Ball ID
71	H6
72	C6
73	B6
74	A6
75	A5
76	B5
77	C5
78	D5
79	D4
80	C4
81	A4
82	B4
83	C3
84	В3
85	A3
86	A2
87	A1
88	B2
89	B1
90	C2
91	C1
92	D2
93	D1
94	E1
95	E2
96	F2
97	F1
98	G1
99	G2
100	H2
101	H1
102	J2
103	J1
104	K1
105	N6

Bit#	Ball ID
106	K3
107	K4
108	K6
109	K2
110	L2
111	L1
112	M2
113	M1
114	N2
115	N1
116	P2
117	P1
118	R2
119	R1
120	T2
121	T1
122	U2
123	U1
124	V2
125	V1
126	W2
127	W1
128	T6
129	U3
130	V3
131	T4
132	T5
133	U4
134	V4
135	5W
136	5V
137	5U
138	Internal

Notes

^{15.} Balls which are NC (No Connect) are Pre-Set LOW. 16. Bit# 138 is Pre-Set HIGH.



Maximum Ratings

DC Input Voltage	–0.5 V to V _{DD} + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V_{DD}	V_{DDQ}
Commercial	0 °C to +70 °C	2.5 V <u>+</u> 5%	1.7 V to V _{DD}
Industrial	–40 °C to +85 °C		

Electrical Characteristics

Over the Operating Range

DC Electrical Characteristics

Over the Operating Range

Parameter [17, 18]	Description	Test Conditions		Min	Max	Unit
V_{DD}	Power Supply Voltage			2.375	2.625	V
V_{DDQ}	I/O Supply Voltage	for 2.5 V I/O		2.375	2.625	V
V_{OH}	Output HIGH Voltage	for 2.5 V I/O, I _{OH} = -1.0 mA		2.0	_	V
V_{OL}	Output LOW Voltage	for 2.5 V I/O, I _{OL} = 1.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage ^[17]	for 2.5 V I/O		1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage[17]	for 2.5 V I/O		-0.3	0.7	V
I _X	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_{DDQ}$		- 5	5	μА
	Input Current of MODE	Input = V _{SS}		-30	_	μА
		Input = V _{DD}		_	5	μА
	Input Current of ZZ	Input = V _{SS}		-5	-	μΑ
		Input = V _{DD}		_	30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	ed	-5	5	μΑ
I _{DD}	V _{DD} Operating Supply Current	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ f_{CYC}	4-ns cycle, 250 MHz	-	435	mA
			6-ns cycle, 167 MHz		335	mA
I _{SB1}	Automatic CE Power-down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX} = 1/t_{CYC}$	All speeds	-	185	mA
I _{SB2}	Automatic CE Power-down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	All speeds	_	120	mA
I _{SB3}	Automatic CE Power-down Current – CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ $f = f_{MAX} = 1/t_{CYC}$	All speeds	_	160	mA
I _{SB4}	Automatic CE Power-down Current – TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = 0	All speeds	-	135	mA

Notes

^{17.} Overshoot: $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL(AC)} > -2 \text{ V}$ (Pulse width less than $t_{CYC}/2$). 18. TPower-up: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Capacitance


Parameter [19]	Description	Test Conditions	165-ball FBGA Max	209-ball FBGA Max	Unit
C _{IN}	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD}/V_{DDQ} = 2.5 \text{V}$	7	5	pF
C _{CLK}	Clock Input Capacitance		7	5	pF
C _{I/O}	Input/Output Capacitance		6	7	pF

Thermal Resistance

Parameter [19]	Description	Test Conditions	165-ballFBGA Package	209-ball FBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring		25.31	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	3.2	4.48	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



^{19.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

Parameter [20, 21]	De a suintia u	-2	250	-167		11.74
Parameter [20, 21]	Description	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (typical) to the first Access ^[22]	1	_	1	_	ms
Clock		<u> </u>				
t _{CYC}	Clock Cycle Time	4.0	_	6.0	_	ns
t _{CH}	Clock HIGH	1.5	_	2.4	_	ns
t _{CL}	Clock LOW	1.5	_	2.4	_	ns
Output Times		<u> </u>				
t _{CO}	Data Output Valid After CLK Rise	_	2.6	_	3.4	ns
t _{DOH}	Data Output Hold After CLK Rise	1.0	_	1.5	_	ns
t _{CLZ}	Clock to Low Z [23, 24, 25]	1.0	_	1.5	_	ns
t _{CHZ}	Clock to High Z [23, 24, 25]	_	2.6	_	3.4	ns
t _{OEV}	OE LOW to Output Valid	_	2.6	_	3.4	ns
t _{OELZ}	OE LOW to Output Low Z [23, 24, 25]	0	_	0	_	ns
t _{OEHZ}	OE HIGH to Output High Z [23, 24, 25]	_	2.6	_	3.4	ns
Set-up Times		<u> </u>				
t _{AS}	Address Set-up Before CLK Rise	1.2	_	1.5	_	ns
t _{ADS}	ADSC, ADSP Set-up Before CLK Rise	1.2	_	1.5	_	ns
t _{ADVS}	ADV Set-up Before CLK Rise	1.2	_	1.5	_	ns
t _{WES}	GW, BWE, BW _X Set-up Before CLK Rise	1.2	_	1.5	_	ns
t _{DS}	Data Input Set-up Before CLK Rise	1.2	_	1.5	_	ns
t _{CES}	Chip Enable Set-Up Before CLK Rise	1.2	_	1.5	_	ns
Hold Times		<u>.</u>				
t _{AH}	Address Hold After CLK Rise	0.3	_	0.5	_	ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.3	_	0.5	_	ns
t _{ADVH}	ADV Hold After CLK Rise	0.3	_	0.5	_	ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.3	-	0.5	_	ns
t _{DH}	Data Input Hold After CLK Rise	0.3	-	0.5	_	ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.3	_	0.5	_	ns

Notes

20. Timing reference level is 1.25 V when V_{DDQ} = 2.5 V.

21. Test conditions shown in (a) of Figure 4 on page 22 unless otherwise noted.

22. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.

^{23.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 4 on page 22. Transition is measured ± 200 mV from steady-state voltage.


24. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

25. This parameter is sampled and not 100% tested.



Switching Waveforms

Figure 5. Read Cycle Timing [26]




26. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle Timing [27, 28]




Notes

27. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 28. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BWE} LOW.



Switching Waveforms (continued)

Figure 7. Read/Write Cycle Timing $^{[29,\ 30,\ 31]}$




Notes

^{29.} On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH. 30. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC. 31. \overline{GW} is HIGH.



Switching Waveforms (continued)

Figure 8. ZZ Mode Timing $^{[32,\ 33]}$



Notes

32. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 33. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
250	CY7C1440AV25-250BZXI	51-85195	165-ball FBGA (15 × 17 × 1.4mm) Pb-free	Industrial
	CY7C1446AV25-250BGI	51-85167	209-ball FBGA (14 × 22 × 1.76mm)	
167	CY7C1440AV25-167BZXC	51-85195	165-ball FBGA (15 × 17 × 1.4mm) Pb-free	Commercial


Ordering Code Definitions







Package Diagrams

Figure 9. 165-ball FBGA (15 × 17 × 1.40 mm) (0.50 ball diameter) Package Outline, 51-85195








51-85195 *D



Package Diagrams (continued)

Figure 10. 209-ball FBGA (14 × 22 × 1.76 mm) BB209A Package Outline, 51-85167



51-85167 *C



Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JTAG	Joint Test Action Group
LSB	Least Significant Bit
MSB	Most Significant Bit
OE	Output Enable
SRAM	Static Random Access Memory
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TTL	Transistor-Transistor Logic
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Document Title:CY7C1440AV25/CY7C1446AV25, 36-Mbit (1 M × 36/512 K × 72) Pipelined Sync SRAM Document Number: 001-70167				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	3281372	01/17/2012	NJY	New data sheet.
*A	3508385	01/25/2012	NJY	Changed status from Preliminary to Final.
*B	4234753	01/07/2014	PRIT	Updated Package Diagrams: Replaced spec 51-85165 with spec 51-85195. spec 51-85167 – Changed revision from *B to *C. Updated to new template. Completing Sunset Review.
*C	4575228	11/20/2014	PRIT	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*D	4905904	09/02/2015	PRIT	Removed 1.8 V TAP AC Test Conditions. Removed 1.8 V TAP AC Output Load Equivalent. Updated TAP DC Electrical Characteristics and Operating Conditions: Removed details corresponding to Test Condition "V _{DDQ} = 1.8 V" for all parameters. Updated Electrical Characteristics: Removed details corresponding to Test Condition "for 1.8 V I/O" for all parameters. Updated Package Diagrams: spec 51-85195 – Changed revision from *C to *D. Updated to new template.
*E	5072691	01/05/2016	PRIT	No technical updates. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers

Lighting & Power Control

Memory PSoC

Interface

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-70167 Rev. *E