PHP101NQ03LT

N-channel TrenchMOS logic level FET

Rev. 04 — 2 March 2009

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Simple gate drive required due to low gate charge
- Suitable for logic level gate drive sources

1.3 Applications

DC-to-DC convertors

1.4 Quick reference data

Table 1. Quick reference

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------|-------------------------------------|--|-----|-----|-----|------|
| V_{DS} | drain-source voltage | T _j ≥ 25 °C; T _j ≤ 175 °C | - | - | 30 | ٧ |
| I_D | drain current | $T_{mb} = 25 ^{\circ}\text{C}; V_{GS} = 10 \text{V};$ see <u>Figure 1</u> ; see <u>Figure 3</u> | - | - | 75 | Α |
| P _{tot} | total power dissipation | T _{mb} = 25 °C; see <u>Figure 2</u> | - | - | 166 | W |
| Dynamic characteristics | | | | | | |
| Q_{GD} | gate-drain charge | $V_{GS} = 5 \text{ V}; I_D = 50 \text{ A};$ $V_{DS} = 15 \text{ V}; T_j = 25 \text{ °C};$ see Figure 11 | - | 8 | - | nC |
| Static ch | aracteristics | | | | | |
| R _{DSon} | drain-source on-state resistance | $V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 9}}{\text{10}};$ $S_j = \frac{\text{Figure 10}}{\text{10}}$ | - | 4.5 | 5.5 | mΩ |



2 of 13

N-channel TrenchMOS logic level FET

Pinning information

Table 2. **Pinning information**

| Pin | Symbol | Description | Simplified outline | Graphic symbol |
|-----|--------|-----------------------------------|---------------------------|----------------|
| 1 | G | gate | | _ |
| 2 | D | drain | mb | D |
| 3 | S | source | | G (FX) |
| mb | D | mounting base; connected to drain | 1 2 3 | mbb076 S |
| | | | SOT78 (TO-220AB;SC-46) | |

Ordering information 3.

Table 3. **Ordering information**

Product data sheet

| Type number | Package | | | | |
|--------------|-----------------|--|---------|--|--|
| | Name | Description | Version | | |
| PHP101NQ03LT | TO-220AB; SC-46 | plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB | SOT78 | | |

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|----------------------|--|--|-----|-----|------|--|
| V_{DS} | drain-source voltage | T _j ≥ 25 °C; T _j ≤ 175 °C | - | 30 | V | |
| V_{DGR} | drain-gate voltage | $T_j \ge 25$ °C; $T_j \le 175$ °C; $R_{GS} = 20$ kΩ | - | 30 | V | |
| V_{GS} | gate-source voltage | | -20 | 20 | V | |
| I_D | drain current | $V_{GS} = 10 \text{ V}; T_{mb} = 100 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Model}}$ | - | 75 | Α | |
| | | V _{GS} = 10 V; T _{mb} = 25 °C; see <u>Figure 1</u> ; see <u>Figure 3</u> | - | 75 | Α | |
| I_{DM} | peak drain current | $t_p \le 10 \mu\text{s}; \text{ pulsed}; T_{mb} = 25 ^{\circ}\text{C}; \text{ see } \frac{\text{Figure 3}}{}$ | - | 240 | Α | |
| P _{tot} | total power dissipation | T _{mb} = 25 °C; see <u>Figure 2</u> | - | 166 | W | |
| T _{stg} | storage temperature | | -55 | 175 | °C | |
| Tj | junction temperature | | -55 | 175 | °C | |
| V_{GSM} | peak gate-source voltage | pulsed; δ = 25 %; $t_p \le 50 \mu s$; $T_j \le 150 \text{ °C}$ | -25 | 25 | V | |
| Source-dr | ain diode | | | | | |
| Is | source current | T _{mb} = 25 °C | - | 75 | Α | |
| I _{SM} | peak source current | $t_p \le 10 \mu\text{s}; \text{ pulsed}; T_{mb} = 25 ^{\circ}\text{C}$ | - | 240 | Α | |
| Avalanche ruggedness | | | | | | |
| E _{DS(AL)S} | non-repetitive drain-source avalanche energy | V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 43 A; $V_{sup} \le$ 15 V; unclamped; t_p = 0.19 ms; R_{GS} = 50 Ω | - | 185 | mJ | |




Fig 1. Normalized continuous drain current as a function of mounting base temperature





Fig 2. Normalized total power dissipation as a function of mounting base temperature



5. Thermal characteristics

Table 5. Thermal characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|----------------------|-----|-----|------|------|
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | vertical in free air | - | 60 | - | K/W |
| R _{th(j-mb)} | thermal resistance from junction to mounting base | see Figure 4 | - | - | 0.19 | K/W |




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

6. Characteristics

Table 6. Characteristics

| Characteristics | | | | | |
|-------------------------------------|---|---|------|------|------|
| Parameter | Conditions | Min | Тур | Max | Unit |
| racteristics | | | | | |
| drain-source | $I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$ | 27 | - | - | V |
| breakdown voltage | $I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C$ | 30 | - | - | V |
| gate-source threshold voltage | $I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = -55$ °C; see <u>Figure 7</u> ; see <u>Figure 8</u> | - | - | 2.9 | V |
| | $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 175 \text{ °C}$; see <u>Figure 7</u> ; see <u>Figure 8</u> | 0.6 | - | - | V |
| | $I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see <u>Figure 7</u> ; see <u>Figure 8</u> | 1 | 1.9 | 2.5 | V |
| drain leakage current | $V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$ | - | 0.05 | 1 | μΑ |
| | $V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$ | - | - | 500 | μΑ |
| gate leakage current | $V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$ | - | 10 | 100 | nA |
| | $V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$ | - | 10 | 100 | nA |
| drain-source on-state resistance | $V_{GS} = 10 \text{ V}$; $I_D = 25 \text{ A}$; $T_j = 25 \text{ °C}$; see Figure 9; see Figure 10 | - | 4.5 | 5.5 | mΩ |
| | $V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175 °C;$ see <u>Figure 9</u> ; see <u>Figure 10</u> | - | 10.5 | 13.5 | mΩ |
| | $V_{GS} = 5 \text{ V}$; $I_D = 25 \text{ A}$; $T_j = 25 \text{ °C}$; see Figure 9; see Figure 10 | - | 5.8 | 7.5 | mΩ |
| haracteristics | | | | | |
| total gate charge | $I_D = 50 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 5 \text{ V};$ | - | 23 | - | nC |
| gate-source charge | T _j = 25 °C; see <u>Figure 11</u> | - | 10.5 | - | nC |
| gate-drain charge | | - | 8 | - | nC |
| input capacitance | $V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ | - | 2180 | - | рF |
| output capacitance | T _j = 25 °C; see <u>Figure 12</u> | - | 600 | - | pF |
| reverse transfer capacitance | | - | 225 | - | pF |
| turn-on delay time | $V_{DS} = 15 \text{ V}; R_L = 0.6 \Omega; V_{GS} = 4.5 \text{ V};$ | - | 23 | - | ns |
| rise time | $R_{G(ext)} = 5.6 \Omega; T_j = 25 °C; I_D = 25 A$ | - | 90 | - | ns |
| turn-off delay time | | - | 37 | - | ns |
| fall time | | - | 33 | - | ns |
| ain diode | | | | | |
| source-drain voltage | $I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ | - | 0.85 | 1.2 | V |
| | see Figure 13 | | | | |
| reverse recovery time | I _S = 10 A; dI _S /dt = -100 A/μs; V _{GS} = 0 V; V _{DS} = 25 V; T _i = 25 °C | - | 37 | - | ns |
| | drain-source breakdown voltage gate-source threshold voltage drain leakage current drain-source on-state resistance haracteristics total gate charge gate-source charge gate-drain charge input capacitance output capacitance reverse transfer capacitance turn-on delay time rise time turn-off delay time fall time ain diode | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | | | |






Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




 $T_j = 25$ °C and 175°C; $V_{DS} > I_D \times R_{DSon}$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $I_D = 1 mA; V_{DS} = V_{GS}$ ig 7. Gate-source threshold voltage as a function of

junction temperature




$$T_i = 25^{\circ}C; V_{DS} = 5V$$

Fig 8. Sub-threshold drain current as a function of gate-source voltage

7 of 13

Fig 9.

N-channel TrenchMOS logic level FET



Drain-source on-state resistance as a function of drain current; typical values

 $T_i = 25^{\circ}C$




Fig 10. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 11. Gate-source voltage as a function of gate charge; typical values




 $V_{GS} = 0V; f = 1MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

9 of 13


N-channel TrenchMOS logic level FET



 $T_i = 25^{\circ} C \text{ and } 175^{\circ} C; V_{GS} = 0V$

Fig 13. Source current as a function of source-drain voltage; typical values

7. Package outline



| OUTLINE | | | REFER | ENCES | EUROPEAN ISSUE DAT | ISSUE DATE |
|---------|---------|-----|-----------------|-------|--------------------|---------------------------------|
| | VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE |
| | SOT78 | | 3-lead TO-220AB | SC-46 | | 08-04-23 08-06-13 |

Fig 14. Package outline SOT78 (TO-220AB)

PHP101NQ03LT_4 © NXP B.V. 2009. All rights reserved.

11 of 13

N-channel TrenchMOS logic level FET

Revision history 8.

Table 7. **Revision history**

Product data sheet

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|---|-----------------------------------|--|-------------------------|---------------------------------|
| PHP101NQ03LT_4 | 20090302 | Product data sheet | - | PHP_PHU101NQ03LT_3 |
| Modifications: | | of this data sheet has be f NXP Semiconductors. | en redesigned to comply | y with the new identity |
| | Legal texts h | nave been adapted to the | e new company name w | here appropriate. |
| PHP_PHU101NQ03LT_3 | 20051117 | Product data sheet | CPCN # 200309016 | PHP_PHU101NQ03LT-02 |
| PHP_PHU101NQ03LT-02 (9397 750 10927) | 20030225 | Product data | - | PHP_PHD_PHB_PHU101 NQ03LT-01 |
| PHP_PHD_PHB_PHU101 NQ03LT-01 (9397 750 09307) | 20020220 | Product data | - | - |

9. Legal information

9.1 Data sheet status

| Document status [1][2] | Product status[3] | Definition |
|--------------------------------|-------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PHP101NQ03LT

N-channel TrenchMOS logic level FET

11. Contents

| 1 | Product profile |
|-----|--------------------------|
| 1.1 | General description1 |
| 1.2 | Features and benefits1 |
| 1.3 | Applications |
| 1.4 | Quick reference data1 |
| 2 | Pinning information2 |
| 3 | Ordering information2 |
| 4 | Limiting values3 |
| 5 | Thermal characteristics5 |
| 6 | Characteristics6 |
| 7 | Package outline |
| 8 | Revision history11 |
| 9 | Legal information12 |
| 9.1 | Data sheet status |
| 9.2 | Definitions12 |
| 9.3 | Disclaimers |
| 9.4 | Trademarks12 |
| 10 | Contact information 12 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

