











bq29200, bq29209

SLUSA52C - SEPTEMBER 2010-REVISED MARCH 2016

bq2920x Voltage Protection with Automatic Cell Balance for 2-Series Cell Li-Ion Batteries

Features

- 2-Series Cell Secondary Protection
- Automatic Cell Imbalance Correction with External **Enable Control**
 - ±30-mV Enable, 0-mV Disable Thresholds
- External Capacitor-Controlled Delay Timer
- External Resistor-Controlled Cell Balance Current
- Low Power Consumption I_{CC} < 3 μ A Typical $(V_{CELL}(ALL) < V_{PROTECT})$
- Internal Cell Balancing Handles Current up to 15 mA
- External Cell Balancing Mode Supported
- High-Accuracy Overvoltage Protection:
 - ±25 mV with $T_A = 0$ °C to 60°C
- Fixed Overvoltage Protection Thresholds: 4.30 V, 4.35 V
- Small 8L DRB Package

2 Applications

- 2nd Level Protection in Li-Ion Battery Packs
 - Netbook Computers
 - Power Tools
 - Portable Equipment and Instrumentation
 - Battery Backup Systems

3 Description

The bg2920x device is a secondary overvoltage protection IC for 2-series cell lithium-ion battery packs incorporates a high-accuracy overvoltage detection circuit and automatic cell imbalance correction.

The voltage of each cell in a 2-series cell battery pack is compared to a factory programmed internal reference voltage. If either cell reaches an overvoltage condition, the OUT pin changes from low to high state.


The bg2920x can perform automatic voltage-based cell imbalance correction. Balancing can start when the cell voltages are different by nominally 30 mV or more and stops when the difference is nominally 0 mV. Cell balancing is enabled and disabled by the CB EN pin.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq29200	VCON (0)	2 00 mm 2 00 mm
bq29209	VSON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



Page



Table of Contents

1	Features 1		8.3 Feature Description	8
2	Applications 1		8.4 Device Functional Modes	12
3	Description 1	9	Application and Implementation	13
4	Revision History2		9.1 Application Information	13
5	Device Options4		9.2 Typical Applications	
6	Pin Configuration and Functions4		9.3 System Example	14
7	Specifications4	10	Power Supply Recommendations	14
•	7.1 Absolute Maximum Ratings	11	Layout	15
	7.2 ESD Ratings		11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		11.2 Layout Example	15
	7.4 Thermal Information	12	Device and Documentation Support	16
	7.5 Electrical Characteristics		12.1 Related Links	16
	7.6 Recommended Cell Balancing Configurations 7		12.2 Community Resources	16
	7.7 Typical Characteristics		12.3 Trademarks	16
8	Detailed Description 8		12.4 Electrostatic Discharge Caution	16
_	8.1 Overview 8		12.5 Glossary	16
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	16

4 Revision History

С	Changes from Revision B (December 2014) to Revision C	Page
•	Changed Typical Application title to Simplified Schematic	1
•	Changed resistor R _{VD} location, added PACK+ and PACK- in the Simplified Schematic image	1
•	Deleted the Lead Temperature (soldering) from the Absolute Maximum Ratings table	4
•	Deleted table notes 2 through 7 from the <i>Thermal Information</i>	5
•	Changed resistor R _{VD} location in Figure 9	13
•	Added title to Table 1	13
•	Changed resistor R _{VD} location, added PACK+ and PACK- in Figure 11	14

Changes from Revision A (September 2010) to Revision B

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section




CI	changes from Original (June 2010) to Revision A	Page
•	Changed values in X _{DELAY} and X _{DELAY_CTM} electrical characteristics	5
•	Changed specifications for Vour.	6
•	Changed test conditions for V _{OUT} , I _{OH} , and I _{OL}	6
•	Added V _{MM_DET_ON} : VC2 = VDD = 7.6 V	6
•	Changed V _{MM_DET_OFF} : From VDD – VC2 – 7.6 V to VC2 = VDD = 7.6 V	6
•	Changed content in Recommended Cell Balancing Configurations section	7
•	Added I _{CD} Charge Current figure	7
•	Added I _{CD} Discharge Current figure	7
•	Changed X _{DELAY} from nominally 8.0 s/μF to nominally 9.0 s/μF	8
•	Changed Timing for Overvoltage Sensing figure	
•	Added Cell Imbalance Auto-Detection (Via Cell Voltage) section	10
•	Changed VDD value in Customer Test Mode from 8.5 V to 9.5 V	10
•	Changed the Voltage Test Limits figure	11
•	Added External Cell Balancing section	14



5 Device Options

T _A	PART NUMBER	OVP
-40°C to +110°C	BQ29200	4.35 V
-40°C to +110°C	BQ29209	4.30 V

6 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
CB_EN	6	Cell balance enable
CD	4	Connection to external capacitor for programmable delay time
GND	5	Ground pin
OUT	8	Output
Thermal Pad	PWR PAD	GND pin to be connected to the PWRPAD on the printed circuit board for proper operation
VC1	2	Sense voltage input for bottom cell
VC1_CB	3	Cell balance input for bottom cell
VC2	1	Sense voltage input for top cell
VDD	7	Power supply

7 Specifications

7.1 Absolute Maximum Ratings

Over-operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range, V _{MAX}	VDD-GND	-0.3	16	V
	VC2-GND, VC1-GND	-0.3	16	V
Input voltage range, V _{IN}	VC2-VC1, CD-GND	-0.3	8	V
	CB_EN-GND	-0.3	16	٧
Output voltage range, V _{OUT}	OUT-GND	-0.3	16	٧
Continuous total power dissipation, P _{TOT} See <i>Thermal Information</i>		ntion.		
Storage temperature range, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



7.2 ESD Ratings

			VALUE	UNIT	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

•		MIN	NOM	MAX	UNIT
Supply voltage, VDD		4		10	٧
Input voltage range	VC2-VC1, VC1-GND	0		5	٧
Delay time capacitance, t _{d(CD)}	C _{CD} (See Figure 9.)		0.1		μF
Voltage monitor filter resistance	R _{IN} (See Figure 9.)	100	1K		Ω
Voltage monitor filter capacitance	C _{IN} (See Figure 9.)	0.01	0.1		μF
Supply voltage filter resistance	R _{VD} (See Figure 9.)		100	1K	Ω
Supply voltage filter capacitance	C _{VD} (See Figure 9.)		0.1		μF
Cell balance resistance	R _{CB} (See Figure 9 and <i>Protection (OUT) Timing.</i>)	100		4.7K	Ω
Operating ambient temperature ran	nge, T _A	-40		110	°C

7.4 Thermal Information

		bq2920x	
	THERMAL METRIC ⁽¹⁾	DRB	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	25.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	18.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	5.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VDD = 7.2 V. Minimum and maximum values stated where $T_A = -40^{\circ}\text{C}$ to 110°C and VDD = 4 V to 10 V (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Overvoltage	bq29209			4.3		
V _{PROTECT}	detection voltage	bq29200			4.35		V
V _{HYS}	Overvoltage hysteresis	detection		200	300	400	mV
V _{OA}	Overvoltage accuracy	detection	T _A = 25°C	-10		10	mV
V	Overvoltage	threshold	$T_A = 0$ °C to 60 °C	-0.4		0.4	\/0/0
V_{OA_DRIFT}	temperature	drift	$T_A = -40$ °C to 110°C	-0.6		0.6	mV°/C
V	Overvoltage delay time scale factor		T _A = 0°C to 60°C Note: Does not include external capacitor variation.	6	9	12	٥/بـ٦
X _{DELAY}			$T_A = -40$ °C to 110°C Note: Does not include external capacitor variation.	5.5	9	13.5	s/μF

Copyright © 2010-2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

Typical values stated where $T_A = 25^{\circ}C$ and VDD = 7.2 V. Minimum and maximum values stated where $T_A = -40^{\circ}C$ to 110°C and VDD = 4 V to 10 V (unless otherwise noted).

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
X _{DELAY_CTM} ⁽¹⁾	Overvoltage delay time scale factor in Customer Test Mode			0.08		s/μF
I _{CD(CHG)}	Overvoltage detection charging current			150		nA
I _{CD(DSG)}	Overvoltage detection discharging current			60		μΑ
V_{CD}	Overvoltage detection external capacitor comparator threshold			1.2		V
I _{CC}	Supply current	(VC2-VC1) = (VC1-GND) = 3.5 V (See Figure 7.)		3	6	μΑ
		$(VC2-VC1)$ or $(VC1-GND) > V_{PROTECT}$, $VDD = 10 V$, $I_{OH} = 0$	6	8.25	9.5	V
		(VC2–VC1) or (VC1–GND) = $V_{PROTECT},\ VDD$ = $V_{PROTECT},\ I_{OH}$ = $-100\ \mu A,\ T_{A}$ = 0°C to 60°C	1.75	2.5		V
V _{OUT}	OUT pin drive voltage	(VC2–VC1) and (VC1–GND) < $V_{PROTECT}$, I_{OL} = 100 $\mu A,~T_A$ = 25°C			200	mV
		(VC2–VC1) and (VC1–GND) < $V_{PROTECT}$, $I_{OL}=0~\mu A,~T_{A}=25^{\circ}C$		0	10	mV
		VC2 = VC1 = VDD = 4 V, I _{OL} = 100 μA			200	mV
I _{OH}	High-level output current	OUT = 1.75 V, (VC2–VC1) or (VC1–GND) = V _{PROTECT} , VDD = V _{PROTECT} to 10 V, T _A = 0°C to 60°C	-100			μΑ
I _{OL}	Low-level output current	OUT = 0.05 V, (VC2–VC1) or (VC1–GND) < V _{PROTECT} , VDD = V _{PROTECT} to 10 V, T _A = 0°C to 60°C	30		85	μΑ
I _{OH_ZV}	High-level short-circuit output current	OUT = 0 V, (VC2-VC1) = (VC1-GND) = V _{PROTECT} VDD = 4 to 10 V			-8	mA
	land a ward at VO min	Measured at VC1, (VC2–VC1) = (VC1–GND) = 3.5 V, $T_A = 0$ °C to 60°C (See Figure 7.)	-0.2		0.2	μΑ
I _{IN}	Input current at VCx pins	Measured at VC2, (VC2–VC1) = (VC1–GND) = 3.5 V, T _A = 0°C to 60°C (See Figure 7.)			2.5	μΑ
V _{MM_DET_ON}	Cell mismatch detection threshold for turning ON	(VC2–VC1) versus (VC1–GND) and vice-versa when cell balancing is enabled. VC2 = VDD = 7.6 V	17	30	45	mV
V _{MM_DET_OFF}	Cell mismatch detection threshold for turning OFF	Delta between (VC2–VC1) and (VC1–GND) when cell balancing is disabled. VC2 = VDD = 7.6 V	-9	0	9	mV
V _{CB_EN_ON}	Cell balance enable ON threshold	Active LOW pin at CB_EN			1	V
V _{CB_EN_OFF}	Cell balance enable OFF threshold	Active HIGH at CB_EN	2.2			V
I _{CB_EN}	Cell balance enable ON input current	CB_EN = GND (See Figure 8.)			0.2	μΑ
R _{CB1}	Internal cell balance switch resistance	CB_EN = GND				Ω
R _{CB2}	Internal cell balance switch resistance	CB_EN = GND				Ω

⁽¹⁾ Specified by design. Not 100% tested in production.




7.6 Recommended Cell Balancing Configurations

Typical values stated where T_A = 25°C and (VC2–VC1), (VC1–GND) = 3.8 V. Minimum and maximum values stated where T_A = -40°C to 110°C, VDD = 4 V to 10 V, and (VC2–VC1), (VC1–GND) = 3 V to 4.2 V. All values assume recommended supply voltage filter resistance R_{VD} of 100 Ω and 5% accurate or better cell balance resistor R_{CB} .

			MIN	NOM	MAX	UNIT
I _{CB} Cell ba		R _{CB} = 4700 Ω	0.5	0.75	1	
		$R_{CB} = 2200 \Omega$	1	1.5	2	
		$R_{CB} = 910 \Omega$	2	2 3	4	
	Cell balance input current	$R_{CB} = 560 \Omega$	3	4.5	6	mA
		R _{CB} = 360 Ω	3.5	6	8.5	
		$R_{CB} = 240 \Omega$		7.5	11	
		R _{CB} = 120 Ω		5 10	15	

7.7 Typical Characteristics





8 Detailed Description

8.1 Overview

The bg2920x provides overvoltage protection and cell balancing for 2-series cell lithium-ion battery packs.

8.1.1 Voltage Protection


Each cell voltage is continuously compared to a factory configured internal reference threshold. If either cell reaches an overvoltage condition, the bq2920x device starts a timer that provides a delay proportional to the capacitance on the CD pin. Upon expiration of the internal timer, the OUT pin changes from a low to high state.

8.1.2 Cell Balancing

If enabled, the bq2920x performs automatic cell-balance correction where the two cells are automatically corrected for voltage imbalance by loading the cell with the higher voltage with a small balancing current. When the cells are measured to be equal within nominally 0 mV, the load current is removed. It will be re-applied if the imbalance exceeds nominally 30 mV. The cell mismatch correction circuitry is enabled by pulling the CB_EN pin low, and disabled when CB_EN is pulled to greater than 2.2 V, for example, VDD.

If the internal cell balancing current of up to 15 mA is insufficient, the bq2920x may be configured via external circuitry to support much higher external cell balancing current.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Protection (OUT) Timing

Sizing the external capacitor is based on the desired delay time as follows:

$$C_{CD} = \frac{t_d}{X_{DELAY}}$$

Where t_d is the desired delay time and X_{DELAY} is the overvoltage delay time scale factor, expressed in seconds per microFarad. X_{DELAY} is nominally 9 s/ μ F. For example, if a nominal delay of 3 seconds is desired, use a C_{CD} capacitor that is 3 s / 9 s/ μ F = 0.33 μ F.

The delay time is calculated as follows:

$$t_d = C_{CD} \times X_{DELAY}$$

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



If the cell overvoltage condition is removed before the external capacitor reaches the reference voltage, the internal current source is disabled and an internal discharge block is employed to discharge the external capacitor down to 0 V. In this instance, the OUT pin remains in a low state.

8.3.2 Cell Voltage > V_{PROTECT}

When one or both of the cell voltages rises above $V_{PROTECT}$, the internal comparator is tripped, and the delay begins to count to t_d . If the input remains above $V_{PROTECT}$ for the duration of t_d , the bq2920x output changes from a low to a high state, by means of an internal pull-up network, to a regulated voltage of no more than 9.5 V when $I_{OH} = 0$ mA.

The external delay capacitor should charge up to no more than the internal LDO voltage (approximately 5 V typically), and will fully discharge in approximately under 100 ms when the overvoltage condition is removed.




Figure 4. Timing for Overvoltage Sensing

8.3.3 Cell Connection Sequence

 $\begin{tabular}{ll} \textbf{NOTE}\\ \textbf{Before connecting the cells, populate the overvoltage delay timing capacitor, C_{CD}.} \end{tabular}$

The recommended cell connection sequence begins from the bottom of the stack, as follows:

- 1. GND
- 2. VC1
- 3. VC2

While not advised, connecting the cells in a sequence other than that described above does not result in errant activity on the OUT pin. For example:

- 1. GND
- 2. VC2 or VC1
- 3. Remaining VCx pin

8.3.4 Cell Balance Enable Control

To avoid prematurely discharging the cells, it is recommended to turn off (pull high) the active-low Cell Balance Enable Control pin at lower State of Charge (SOC) levels.

Copyright © 2010–2016, Texas Instruments Incorporated



8.3.5 Cell Balance Configuration

The cell balancing current may be calculated as follows:

For Cell 1 (VC1-GND) balancing current, I_{CB1}:

$$I_{CB1} = \frac{VC1}{R_{CB} + R_{CB1}}$$
 (1)

For Cell 2 (VC2–VC1) balancing current, I_{CB2}:

$$I_{CB2} = \frac{(VC2 - VC1)}{(R_{CB} + R_{VD}) + R_{CB2}}$$
(2)

Where:

RCB = resistor connected between the top of Cell 1 and the VC1_CB

RCB1 = resistor connected between the top of Cell 1 and the VC1

RCB2 = resistor connected between the top of Cell 2 and the VC2

RVD = resistor connected between the top of Cell 2 and the VDD

8.3.6 Cell Imbalance Auto-Detection (Via Cell Voltage)

The $V_{MM_DET_ON}$ and $V_{MM_DET_OFF}$ specifications are calibrated where VDD = VC2 = 7.6 V and VC1 = 3.8 V. The recommended range of cell balancing is VC2 and VDD between 6.0 V and 8.4 V, and VC1 between 3 V and 4.2 V. Below VDD = 6 V, it is recommended to pull $\overline{CB_EN}$ high to disable the cell balancing function.




Figure 5. $V_{MM\ DET\ ON}$ and $V_{MM\ DET\ OFF}$ Threshold

8.3.7 Customer Test Mode

Customer Test Mode (CTM) helps to greatly reduce the overvoltage detection delay time and enable quicker customer production testing. This mode is intended for quick-pass board-level verification tests, and, as such, individual cell overvoltage levels may deviate slightly from the specifications ($V_{PROTECT}$, V_{OA}). If accurate overvoltage thresholds are to be tested, use the standard delay settings that are intended for normal use.

To enter CTM, VDD should be set to approximately 9.5 V higher than VC2. When CTM is entered, the device switches from the normal overvoltage delay time scale factor, X_{DELAY} , to a significantly reduced factor of approximately 0.08, thereby reducing the delay time during an overvoltage condition.



CAUTION

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into CTM. Also, avoid exceeding absolute maximum voltages for the individual cell voltages (VC1–GND) and (VC2–VC1). Stressing the pins beyond the rated limits may cause permanent damage to the device.

To exit CTM, power off the device and then power it back on.




Figure 6. Voltage Test Limits

<<t_d

8.3.8 Test Conditions

OUT




Figure 7. I_{CC}, I_{IN} Measurement






Figure 8. I_{CB} Measurement

8.4 Device Functional Modes

This device monitors the voltage of the cells connected to the VCx pins and depending on these voltages and the overall battery voltage at VDD the device enters different operating modes.

8.4.1 NORMAL Mode

The device is operating in NORMAL mode when the cell voltage range is between the over-charge detection threshold (V_{PROTECT}) and the minimum supply voltage.

If this condition is satisfied, the device turns OFF the OUT pin.

8.4.2 PROTECTION Mode

The device is operating in PROTECTION mode when the cell over voltage protection feature has been triggered. See $Cell\ Voltage > V_{PROTECT}$ for more details on this feature.

If this condition is satisfied, the device turns ON the OUT pin.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq2920x is designed to be used in 2-series Li-lon battery packs and with the option to include voltage-based cell balancing. The number of parallel cells or the overall capacity of the battery only affects the cell balancing circuit due to the level of potential imbalance that needs to be corrected.

9.2 Typical Applications

9.2.1 Battery Connection

Figure 9 shows the configuration for the 2-series cell battery connection with cell balancing enabled.




Figure 9. 2-Series Cell Configuration

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

	3
DESIGN PARAMETER	EXAMPLE VALUE at T _A = 25°C
Input voltage range	4 V to 10 V
Overvoltage Protection (OVT)	4.35 V
Overvoltage detection delay time	3 s
Overvoltage detection delay timer capacitor	0.33 μF
Cell Balancing Enabled	Yes
Cell Balancing Current, ICB1 and ICB2	10 mA
Cell Balancing Resistors, RCB, RCB1, RCB2 and RVD	RCB = 100 Ω , RCB1 = 260 Ω , RCB2 = 160 Ω , RVD = 100 Ω

9.2.1.2 Detailed Design Procedure

The bq2920x has limited features but there are some key calculations to be made when selecting external component values.

- Calculate the required CCD capacitor value for the voltage protection delay time. Care should be taken to
 evaluate the tolerances of the capacitor and the bq2920x to ensure system specifications are met.
- Calculate the cell balancing resistor values to provide a suitable level of balancing current that will, at a
 minimum, counter act an increase in imbalance during normal operation of the battery. Care should be taken
 to ensure any connectivity resistance is also considered as this will also reduce the balancing current level.

Copyright © 2010–2016, Texas Instruments Incorporated

9.2.1.3 Application Curve




Figure 10. Average V_{PROTECT} Accuracy (V_{OA}) Across Operation Temperature

9.3 System Example

9.3.1 External Cell Balancing

Higher cell balancing currents can be supported by means of a simple external network, as shown in Figure 11.




Figure 11. External Cell Balancing Configuration

 R_{CLAMP} ensures that both Q1 and Q2 remain off when balancing is disabled, and should be sized above 2 k Ω to prevent excessive internal device current when the balancing network is activated. R_{CB_EXT} determines the value of the balancing current, and is dependent on the voltage of the balanced cell, as follows:

$$I_{bal} = \frac{V_{CELL}}{R_{CB_EXT}}$$

10 Power Supply Recommendations

The recommended power supply for this device is a maximum 10-V operation on the VDD input pin.



11 Layout

11.1 Layout Guidelines


The following are the recommended layout guidelines:

- 1. Ensure the input filters to the VC1 and VC2 pins are as close to the IC as possible to improve noise immunity.
- 2. If the OUT pin is used to control a high current path, for example: to blow a chemical fuse, then care should be taken to ensure the high current path creates minimal interference of the bq2920x voltage sense inputs.
- 3. The input RC filter on the VDD pin should be close to the terminal of the IC.

11.2 Layout Example

Additional circuitry required based on usage of the OUT pin

Via connects between two layers





12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
bq29200	Click here	Click here	Click here	Click here	Click here	
bq29209	Click here	Click here	Click here	Click here	Click here	

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ29200DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	200	Samples
BQ29200DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	Call TI NIPDAU	Level-2-260C-1 YEAR	-40 to 85	200	Samples
BQ29209DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	209	Samples
BQ29209DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	209	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF BQ29209:

Automotive: BQ29209-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com 13-Sep-2023

TAPE AND REEL INFORMATION

NSTRUMENTS

REEL DIMENSIONS Reel Diameter Reel Width (W1)

TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ29200DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ29200DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ29200DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ29209DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ29209DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ29209DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 13-Sep-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ29200DRBR	SON	DRB	8	3000	367.0	367.0	35.0
BQ29200DRBT	SON	DRB	8	250	210.0	185.0	35.0
BQ29200DRBT	SON	DRB	8	250	210.0	185.0	35.0
BQ29209DRBR	SON	DRB	8	3000	367.0	367.0	35.0
BQ29209DRBR	SON	DRB	8	3000	346.0	346.0	33.0
BQ29209DRBT	SON	DRB	8	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated