# **Silicon Controlled Rectifiers**

# **Reverse Blocking Thyristors**

Designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

#### **Features**

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 800 V
- These are Pb-Free Devices

#### MAXIMUM RATINGS\* (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) (T <sub>J</sub> = -40 to 125°C, Sine Wave 50 to 60 Hz; Gate Open)  2N6400 2N6401 2N6402 2N6403 2N6404 2N6405	V <sub>DRM</sub> , V <sub>RRM</sub>	50 100 200 400 600 800	V
On-State Current RMS (180° Conduction Angles; T <sub>C</sub> = 100°C)	I <sub>T(RMS)</sub>	16	Α
Average On-State Current (180 $^{\circ}$ Conduction Angles; $T_C = 100^{\circ}C$ )	I <sub>T(AV)</sub>	10	Α
Peak Non-repetitive Surge Current (1/2 Cycle, Sine Wave 60 Hz, T <sub>J</sub> = 25°C)	I <sub>TSM</sub>	160	Α
Circuit Fusing Considerations (t = 8.3 ms)	I <sup>2</sup> t	145	A <sup>2</sup> s
Forward Peak Gate Power (Pulse Width $\leq$ 1.0 $\mu$ s, T <sub>C</sub> = 100°C)	P <sub>GM</sub>	20	W
Forward Average Gate Power (t = 8.3 ms, $T_C = 100^{\circ}C$ )	P <sub>G(AV)</sub>	0.5	W
Forward Peak Gate Current (Pulse Width $\leq$ 1.0 $\mu$ s, T <sub>C</sub> = 100°C)	I <sub>GM</sub>	2.0	Α
Operating Junction Temperature Range	TJ	-40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-40 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. V<sub>DRM</sub> and V<sub>RRM</sub> for all types can be applied on a continuous basis. Ratings apply for zero or negative gate voltage; however, positive gate voltage shall not be applied concurrent with negative potential on the anode. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.

1



## ON Semiconductor®

http://onsemi.com


# SCRs 16 AMPERES RMS 50 thru 800 VOLTS



TO-220AB

CASE 221A

STYLE 3



## MARKING DIAGRAM



x = 0, 1, 2, 3, 4 or 5 A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Package

PIN ASSIGNMENT		
1	Cathode	
2	Anode	
3	Gate	
4	Anode	

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

## THERMAL CHARACTERISTICS

Characteristic		Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	1.5	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8 in from Case for 10 Seconds	TL	260	°C


## **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
*Peak Repetitive Forward or Reverse Blocking Current	I <sub>DRM</sub> ,				
$(V_{AK} = Rated V_{DRM} \text{ or } V_{RRM}, \text{ Gate Open})$ $T_{J} = 25^{\circ}C$	I <sub>RRM</sub>	-	_	10	μΑ
T <sub>J</sub> = 125°C		-	_	2.0	mA
ON CHARACTERISTICS					
*Peak Forward On-State Voltage ( $I_{TM}$ = 32 A Peak, Pulse Width $\leq$ 1 ms, Duty Cy	cle ≤ 2%) V <sub>TM</sub>	-	_	1.7	V
*Gate Trigger Current (Continuous dc) $T_C = 25^{\circ}C$	I <sub>GT</sub>	_	9.0	30	mA
$(V_D = 12 \text{ Vdc}, R_L = 100 \Omega)$ $T_C = -40^{\circ}C$		_	_	60	
*Gate Trigger Voltage (Continuous dc)	V <sub>GT</sub>				V
$(V_D = 12 \text{ Vdc}, R_L = 100 \Omega)$ $T_C = 25^{\circ}C$		-	0.7	1.5	
$T_{C} = -40^{\circ}C$		-	_	2.5	
Gate Non-Trigger Voltage ( $V_D$ = 12 Vdc, $R_L$ = 100 $\Omega$ ), $T_C$ = +125 $^{\circ}$ C	$V_{GD}$	0.2	_	-	V
*Holding Current $T_C = 25^{\circ}C$	l <sub>Η</sub>	-	18	40	mA
(V <sub>D</sub> = 12 Vdc, Initiating Current = 200 mA, Gate Open)					
$T_{\rm C} = -40^{\circ}{\rm C}$		_	_	60	
Turn-On Time ( $I_{TM}$ = 16 A, $I_{GT}$ = 40 mAdc, $V_D$ = Rated $V_{DRM}$ )	t <sub>gt</sub>	-	1.0	-	μs
Turn-Off Time ( $I_{TM} = 16 \text{ A}, I_{R} = 16 \text{ A}, V_{D} = \text{Rated } V_{DRM}$ )	tq				μS
$T_C = 25^{\circ}C$	,	-	15	-	
$T_{J} = +125^{\circ}C$		-	35	-	
DYNAMIC CHARACTERISTICS					
Critical Rate-of-Rise of Off-State Voltage ( $V_D$ = Rated $V_{DRM}$ , Exponential Wa $T_{,l}$ = +125°C	veform) dv/dt	_	50	_	V/μs

<sup>\*</sup>Indicates JEDEC Registered Data.

## **Voltage Current Characteristic of SCR**

Symbol	Parameter
$V_{DRM}$	Peak Repetitive Off State Forward Voltage
I <sub>DRM</sub>	Peak Forward Blocking Current
V <sub>RRM</sub>	Peak Repetitive Off State Reverse Voltage
I <sub>RRM</sub>	Peak Reverse Blocking Current
$V_{TM}$	Peak On State Voltage
I <sub>H</sub>	Holding Current






Figure 1. Average Current Derating




Figure 2. Maximum On-State Power Dissipation




Figure 3. On-State Characteristics

Figure 4. Maximum Non-Repetitive Surge Current




Figure 5. Thermal Response

## **TYPICAL CHARACTERISTICS**




Figure 6. Typical Gate Trigger Current versus Pulse Width

Figure 7. Typical Gate Trigger Current versus Junction Temperature




Figure 8. Typical Gate Trigger Voltage versus Junction Temperature


Figure 9. Typical Holding Current versus Junction Temperature


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
2N6400G	TO-220AB (Pb-Free)	500 Units / Box		
2N6401G	TO-220AB (Pb-Free)			
2N6402G	TO-220AB (Pb-Free)			
2N6403G	TO-220AB (Pb-Free)			
2N6403TG	TO-220AB (Pb-Free)	50 Units / Rail		
2N6404G	TO-220AB (Pb-Free)	500 Units / Box		
2N6405G	TO-220AB (Pb-Free)			

#### PACKAGE DIMENSIONS

TO-220 CASE 221A-07 **ISSUE O** 





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.014	0.022	0.36	0.55
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

#### STYLE 3:

CATHODE PIN 1.

- ANODE
- 2. 3. GATE
- ANODE

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for support of the scillar of the SCILLC product could create a situation where surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative